Electronic Components Datasheet Search
  English  ▼

X  

AD7879 Datasheet(PDF) 4 Page - Analog Devices

Part # AD7879
Description  Low Voltage Controller for Touch Screens
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7879 Datasheet(HTML) 4 Page - Analog Devices

  AD7879 Datasheet HTML 1Page - Analog Devices AD7879 Datasheet HTML 2Page - Analog Devices AD7879 Datasheet HTML 3Page - Analog Devices AD7879 Datasheet HTML 4Page - Analog Devices AD7879 Datasheet HTML 5Page - Analog Devices AD7879 Datasheet HTML 6Page - Analog Devices AD7879 Datasheet HTML 7Page - Analog Devices AD7879 Datasheet HTML 8Page - Analog Devices AD7879 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 40 page
background image
AD7879/AD7889
Data Sheet
Rev. D | Page 4 of 40
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
POWER REQUIREMENTS
VCC
1.6
2.6
3.6
V
Specified performance
ICC
Digital inputs = 0 V or VCC
Converting Mode
480
650
μA
ADC on, PM = 10
Static
406
μA
ADC and temperature sensor are off; the ref-
erence and oscillator are on; PM = 01 or 11
Shutdown Mode
0.5
6
μA
PM = 00
1 See the Terminology section.
2 Guaranteed by characterization; not production tested.
3 Sample tested at 25°C to ensure compliance.
SPI TIMING SPECIFICATIONS (AD7879/AD7889)
VCC = 1.6 V to 3.6 V, TA = −40°C to +85°C, unless otherwise noted. Sample tested at 25°C to ensure compliance. All input signals are
specified with tR = tF = 5 ns (10% to 90% of VCC) and timed from a voltage level of 1.4 V.
Table 2.
Parameter1
Limit
Unit
Description
fSCL
5
MHz max
t1
5
ns min
CS falling edge to first SCL falling edge
t2
20
ns min
SCL high pulse width
t3
20
ns min
SCL low pulse width
t4
15
ns min
DIN setup time
t5
15
ns min
DIN hold time
t6
20
ns max
DOUT access time after SCL falling edge
t7
16
ns max
CS rising edge to DOUT high impedance
t8
15
ns min
SCL rising edge to CS high
1 Guaranteed by design; not production tested.
CS
SCL
DIN
DOUT
t1
1
16
15
MSB
LSB
23
MSB
LSB
12
15
16
t2
t4
t5
t3
t6
t7
t8
Figure 2. Detailed SPI Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com