Electronic Components Datasheet Search
  English  ▼

X  

XRT73LC00 Datasheet(PDF) 41 Page - Exar Corporation

Part # XRT73LC00
Description  E3/DS3/STS-1 LINE INTERFACE UNIT
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT73LC00 Datasheet(HTML) 41 Page - Exar Corporation

Back Button XRT73LC00 Datasheet HTML 37Page - Exar Corporation XRT73LC00 Datasheet HTML 38Page - Exar Corporation XRT73LC00 Datasheet HTML 39Page - Exar Corporation XRT73LC00 Datasheet HTML 40Page - Exar Corporation XRT73LC00 Datasheet HTML 41Page - Exar Corporation XRT73LC00 Datasheet HTML 42Page - Exar Corporation XRT73LC00 Datasheet HTML 43Page - Exar Corporation XRT73LC00 Datasheet HTML 44Page - Exar Corporation XRT73LC00 Datasheet HTML 45Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 53 page
background image
áç
áç
áç
áç
XRT73LC00
E3/DS3/STS-1 LINE INTERFACE UNIT
PRELIMINARY
REV. P1.0.1
38
B. access the Microprocessor Serial Interface and
write a “1” into the RNRZ bit-field in Command
Register CR3.
After these steps are taken, the XRT73LC00 outputs
Single-Rail data to the Receiving Terminal Equipment
via the RPOS and RCLK1 (or RCLK2) output pins as
illustrated in Figure 27 and Figure 28.
NOTE: The RNEG output pin is internally tied to GND
whenever this feature is enabled.
4.0
DIAGNOSTIC FEATURES OF THE
XRT73LC00
The XRT73LC00 supports equipment diagnostic ac-
tivities by supporting the following Loop-Back modes
in the chip:
• Analog Local Loop-Back
• Digital Local Loop-Back
• Remote Loop-Back.
4.1
THE ANALOG LOCAL LOOP-BACK MODE
When the XRT73LC00 is configured to operate in the
Analog Local Loop-Back Mode, the XRT73LC00 ig-
nores any signals that are input to the RTIP and
RRING input pins. The Transmitting Terminal Equip-
ment transmits clock and data into the XRT73LC00
via the TPDATA, TNDATA and TCLK input pins. This
data is processed through the Transmit Clock Duty
Cycle Adjust PLL and the HDB3/B3ZS Encoder. Fi-
nally, this data outputs to the line via the TTIP and
TRING output pins and is looped back into the AGC/
Receive Equalizer Block. Consequently, this data is
also processed through the Receive Section of the
XRT73LC00. After this post-loop-back data has been
processed through the Receive Section it outputs to
the Near-End Receiving Terminal Equipment via the
RPOS, RNEG, RCLK1 and RCLK2 output pins.
COMMAND REGISTER CR3 (ADDRESS = 0X03)
D4
D3
D2
D1
D0
RNRZ
LOSMUT CLK2DIS
RCLK2INV
RCLK1INV
1X
X
X
X
FIGURE 27. THE TYPICAL INTERFACE FOR THE TRANSMISSION OF DATA IN A SINGLE-RAIL FORMAT FROM THE
RECEIVE SECTION OF THE XRT73LC00 TO THE RECEIVING TERMINAL EQUIPMENT
Terminal
Equipment
(E3/DS3 or STS-1
Framer)
Exar E3/DS3/STS-1 LIU
Receive
Logic
Block
RxPOS
RCLK1, 2
RPOS
RCLK1, 2
FIGURE 28. THE BEHAVIOR OF THE RPOS AND RCLK1 OUTPUT SIGNALS WHILE THE XRT73LC00 IS TRANSMIT-
TING
SINGLE-RAIL DATA TO THE RECEIVING TERMINAL EQUIPMENT
RCLK1
RPOS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com