AD9271 datasheet(39/61 Pages) AD

39 / 61 page

AD9271

Rev. B | Page 38 of

Table 15. Memory Map Register1

Addr.

(Hex)

Bit 7

(MSB)

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

(LSB)

Default

Value

Notes/

Comments

Chip Configuration Registers

chip_port_config

LSB first

1 = on

0 = off

(default)

Soft

reset

1 = on

0 = off

(default)

Soft

reset

1 = on

0 = off

(default)

LSB first

1 = on

0 = off

(default)

0x18

The nibbles

should be

mirrored so

that LSB- or

MSB-first mode

is set correctly

regardless of

shift mode.

chip_id

Chip ID Bits [7:0]

(AD9271 = 0x13), (default)

Read

only

Default is

unique chip ID,

different for

each device.

This is a read-

only register.

chip_grade

Child ID [5:4]

(identify device

variants of Chip ID)

00 = 50 MSPS

(default)

01 = 40 MSPS

10 = 25 MSPS

0x00

Child ID used

to differentiate

graded devices.

Device Index and Transfer Registers

device_index_2

Data

Channel

1 = on

(default)

0 = off

Data

Channel

1 = on

(default)

0 = off

Data

Channel

1 = on

(default)

0 = off

Data

Channel

1 = on

(default)

0 = off

0x0F

Bits are set to

determine

which on-chip

device receives

the next write

command.

device_index_1

Clock

Channel

DCO±

1 = on

0 = off

(default)

Clock

Channel

FCO±

1 = on

0 = off

(default)

Data

Channel

1 = on

(default)

0 = off

Data

Channel

1 = on

(default)

0 = off

Data

Channel

1 = on

(default)

0 = off

Data

Channel

1 = on

(default)

0 = off

0x0F

Bits are set to

determine

which on-chip

device receives

the next write

command.

device_update

transfer

1 = on

0 = off

(default)

0x00

Synchronously

transfers data

from the

master shift

the slave.

ADC Functions Registers

modes

LNA

bypass

1 = on

0 = off

(default)

Internal power-down mode

000 = chip run (default)

001 = full power-down

010 = standby

011 = reset

100 = CW mode (TGC PDWN)

0x00

Determines

various generic

modes of chip

operation.

clock

Dutycycle

stabilizer

1 = on

(default)

0 = off

0x01

Turns the

internal duty

cycle stabilizer

on and off.

AD9271 Datasheet(PDF) 39 Page - Analog Devices

AD9271 Datasheet(HTML) 39 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Datasheet Download

Link URL