Electronic Components Datasheet Search
  English  ▼

X  

AD9671EBZ Datasheet(PDF) 48 Page - Analog Devices

Part # AD9671EBZ
Description  Octal Ultrasound AFE with JESD204B
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9671EBZ Datasheet(HTML) 48 Page - Analog Devices

Back Button AD9671EBZ Datasheet HTML 44Page - Analog Devices AD9671EBZ Datasheet HTML 45Page - Analog Devices AD9671EBZ Datasheet HTML 46Page - Analog Devices AD9671EBZ Datasheet HTML 47Page - Analog Devices AD9671EBZ Datasheet HTML 48Page - Analog Devices AD9671EBZ Datasheet HTML 49Page - Analog Devices AD9671EBZ Datasheet HTML 50Page - Analog Devices AD9671EBZ Datasheet HTML 51Page - Analog Devices AD9671EBZ Datasheet HTML 52Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 61 page
background image
Data Sheet
AD9675
Rev. A | Page 47 of 60
MEMORY MAP REGISTER TABLE
Table 31. AD9675 Memory Map Registers
Addr.
(Hex)
Register
Name
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Default
Value
Comments
Chip Configuration Registers
0x000
CHIP_
PORT_
CONFIG
0
LSB first
0 = off
(default)
1 = on
SPI reset
0 = off
(default)
1 = on
1
1
SPI reset
0 = off
(default)
1 = on
LSB first
0 = off
(default)
1 = on
0
0x18
Nibbles
mirrored so
that LSB or
MSB first
mode is set
correctly
regardless of
shift mode.
SPI reset
reverts all
registers
(including
the JESD
ones), except
Reg. 0x000 to
their default
values and
0x000[2, 5]
bits are
automatically
cleared.
0x001
CHIP_
ID
Chip ID Bits[7:0]
AD9675 = 0xA9 (default)
0xA9
Default is
unique chip
ID, different
for each
device; read
only register
0x002
CHIP_
GRADE
X
X
Speed mode
(identify device
variants of chip ID)
00: Mode I
(40 MSPS) (default)
01: Mode II (65 MSPS)
10: Mode III (80 MSPS)
11: Mode III (125 MSPS)
X
X
X
X
0x0X
Speed mode
used to diff-
erentiate
ADC speed
power modes
(must update
Reg. 0x0FF to
initiate mode
setting)
Device Index and Update Registers
0x004
DEVICE_
INDEX_2
X
X
X
X
Data
Channel H
0 = off
1 = on
(default)
Data
Channel
G
0 = off
1 = on
(default)
Data
Channel F
0 = off
1 = on
(default)
Data
Channel E
0 = off
1 = on
(default)
0x0F
Bits are set to
determine
which on-
chip device
receives the
next write
command.
0x005
DEVICE_
INDEX_1
X
X
1
1
Data
Channel D
0 = off
1 = on
(default)
Data
Channel C
0 = off
1 = on
(default)
Data
Channel B
0 = off
1 = on
(default)
Data
Channel A
0 = off
1 = on
(default)
0x3F
Bits are set to
determine
which on-
chip device
receives the
next write
command.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com