| Electronic Components Datasheet Search |
|
XRT75R03D Datasheet(PDF) 89 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
XRT75R03D Datasheet(HTML) 89 Page - Exar Corporation |
|
89 / 134 page ![]() XRT75R03D THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCRONIZER REV. 1.0.2 84 3 JA RESET Ch_n R/W 0 Jitter Attenuator RESET - Channel_n: Writing a "0 to 1" transition within this bit-field will configure the Jitter Attenuator (within Channel_n) to execute a RESET operation. Whenever the user executes a RESET operation, then all of the following will occur. • The READ and WRITE pointers (within the Jitter Attenuator FIFO) will be reset to their default values. • The contents of the Jitter Attenuator FIFO will be flushed. NOTE: The user must follow up any "0 to 1" transition with the appropriate write operate to set this bit-field back to "0", in order to resume normal operation with the Jitter Attenuator. 2 JA1 Ch_n R/W 0 Jitter Attenuator Configuration Select Input - Bit 1: This READ/WRITE bit-field, along with Bit 0 (JA0 Ch_n) is used to do any of the following. • To enable or disable the Jitter Attenuator corresponding to Channel_n. • To select the FIFO Depth for the Jitter Attenuator within Channel_n. The relationship between the settings of these two bit- fields and the Enable/Disable States, and FIFO Depths is presented below. 1 JA in Tx Path Ch_n R/W 0 Jitter Attenuator in Transmit/Receive Path Select Bit: This input pin is used to configure the Jitter Attenuator (within Channel_n) to operate in either the Transmit or Receive path, as described below. 0 - Configures the Jitter Attenuator (within Channel_n) to operate in the Receive Path. 1 - Configures the Jitter Attenuator (within Channel_n) to operate in the Transmit Path. 0 JA0 Ch_n R/W 0 Jitter Attenuator Configuration Select Input - Bit 0: Please see the description for Bit 2 (JA1 Ch_n). BIT NUMBER NAME TYPE DEFAULT VALUE DESCRIPTION JA0 JA1 Jitter Attenuator Mode 1 1 Jitter Attenuator Disabled 1 0 SONET/SDH De-Sync Mode 0 1 FIFO Depth = 32 bits 0 0 FIFO Depth = 16 bits |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |