Electronic Components Datasheet Search
  English  ▼

X  

AMD8513 Datasheet(PDF) 30 Page - Infineon Technologies AG

Part # AMD8513
Description  USB-to-10/100 Mbps Ethernet LAN Controller
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

AMD8513 Datasheet(HTML) 30 Page - Infineon Technologies AG

Back Button AMD8513 Datasheet HTML 26Page - Infineon Technologies AG AMD8513 Datasheet HTML 27Page - Infineon Technologies AG AMD8513 Datasheet HTML 28Page - Infineon Technologies AG AMD8513 Datasheet HTML 29Page - Infineon Technologies AG AMD8513 Datasheet HTML 30Page - Infineon Technologies AG AMD8513 Datasheet HTML 31Page - Infineon Technologies AG AMD8513 Datasheet HTML 32Page - Infineon Technologies AG AMD8513 Datasheet HTML 33Page - Infineon Technologies AG AMD8513 Datasheet HTML 34Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 88 page
background image
ADM8513
Data Sheet
Registers Description
Data Sheet
30
Rev. 1.21, 2005-12-05
6.1.1
System Registers
Ethernet Control 0
Interrupt high,
self clearing
ihsc
Differentiates the input signal (low-
>high) register cleared on read
SW can read the register
Interrupt low,
self clearing
ilsc
Differentiates the input signal (high-
>low) register cleared on read
SW can read the register
Interrupt high,
mask clearing
ihmk
Differentiates the input signal (high-
>low) register cleared with written mask
SW can read the register, with write mask
the register can be cleared
Interrupt low,
mask clearing
ilmk
Differentiates the input signal (low-
>high) register cleared with written
mask
SW can read the register, with write mask
the register can be cleared
Interrupt enable
register
ien
Enables the interrupt source for
interrupt generation
SW can read and write this register
latch_on_reset
lor
rw register, value is latched after first
clock cycle after reset
Register is readable and writable by SW
Read/write
self clearing
rwsc
Register is used as input for the hw, the
register will be cleared due to a HW
mechanism.
Writing to the register generates a strobe
signal for the HW (1 pdi clock cycle)
Register is readable and writable by SW.
Table 66
Registers Clock DomainsRegisters Clock Domains
Clock Short Name
Description
EC0
Offset
Reset Value
Ethernet Control 0
00H
09H
Field
Bits
Type
Description
TXE
7
rw
Ethernet Transmission Enable
RXE
6
rw
Ethernet Receive Enable
RXFCE
5
rw
Receive Pause Frame Enable
WOE
4
rw
Wake-on-LAN Mode Enable
RXSA
3
rw
Status Append at the End of Received Packet Enable
Table 65
Register Access Types (cont’d)
Mode
Symbol Description HW
Description SW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com