AMD8513 datasheet(16/88 Pages) INFINEON

16 / 88 page

ADM8513

Data Sheet

Function Description

Data Sheet

Rev. 1.21, 2005-12-05

Function Description

3.1

USB Interface

USB is a likely solution any time you want to use a computer to communication with devices outside the computer.

The interface is suitable for one-of-kind and small-scale designs as well as mass-produced, standard peripheral.

The benefits to USB are easy to use, fast and reliable data transfers, flexibility, low cost and power conservation.

3.1.1

SIE

SIE (Serial Interface Engine) is to control USB communications and check USB protocol, then transfer protocol to

EP decoder. The SIE and USB transceivers, which provide the hardware interface to the USB cable, together

comprise the USB engine.

3.1.2

USB Command & EP Decoder

The detail description is in “USB Command”.

3.2

FIFO Controller

FIFO Controller in receive path is in charge of:

•

Stores received Ethernet packets to SRAM and multiple packets can be stored to SRAM. If more than

maximum packet counts are received or total packet size is more than the size of SRAM, the subsequent

coming Ethernet packet will be discarded.

•

FIFO controller will load data from SRAM to internal RX FIFO then inform EP Decoder that 64-byte data or a

packet is ready in RX FIFO. Before FIFO controller informs about this, any USB access to bulk IN endpoint will

return NAK. This is to maintain the data transfer on the USB bus via bulk IN transfer which is continuous, thus

a 64-byte internal RX FIFO is needed.

•

If an Ethernet packet is being received and loading into SRAM while FIFO Controller is moving data from

SRAM to internal RX FIFO, writing the Ethernet packet to SRAM will get the higher priority.

3.3

TX FIFO and RX FIFO

RX FIFO is a one-port 64-byte FIFO and TX FIFO is a two-port 2K-byte FIFO.

3.4

10/100M Ethernet PHY

The Ethernet PHY is compliant to IEEE 802.3u 100BASE-TX and IEEE802.3 10BASE-T. It provides the whole

physical layer functions for both 10M and 100M Ethernet speed.

USB Device Endpoint Operation

4.1

Endpoint 0

Endpoint 0 is in charge of response to standard USB commands and vendor specific commands. Internal register

settings are also via this endpoint. The response to each command is described in section 6.

AMD8513 Datasheet(PDF) 16 Page - Infineon Technologies AG

AMD8513 Datasheet(HTML) 16 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL