Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

X9241AMPIZ Datasheet(PDF) 12 Page - Renesas Technology Corp

Part # X9241AMPIZ
Description  Quad Digital Controlled Potentionmeters (XDCP?? Non-Volatile/Low Power/2-Wire/64 Taps
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

X9241AMPIZ Datasheet(HTML) 12 Page - Renesas Technology Corp

Back Button X9241AMPIZ Datasheet HTML 8Page - Renesas Technology Corp X9241AMPIZ Datasheet HTML 9Page - Renesas Technology Corp X9241AMPIZ Datasheet HTML 10Page - Renesas Technology Corp X9241AMPIZ Datasheet HTML 11Page - Renesas Technology Corp X9241AMPIZ Datasheet HTML 12Page - Renesas Technology Corp X9241AMPIZ Datasheet HTML 13Page - Renesas Technology Corp X9241AMPIZ Datasheet HTML 14Page - Renesas Technology Corp X9241AMPIZ Datasheet HTML 15Page - Renesas Technology Corp X9241AMPIZ Datasheet HTML 16Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 17 page
background image
X9241A
FN8164 Rev 7.00
Page 12 of 17
August 17, 2015
Equivalent AC Test Circuit
Circuit #3 SPICE Macro Model
Guidelines for Calculating
Typical Values of Bus Pull-Up Resistors
DCP Wiper Current De-rating Curve
5V
1533
100pF
SDA OUTPUT
RH
CH
15pF
CW
RL
CL
RW
RTOTAL
25pF
15pF
MACRO MODEL
120
100
80
40
60
20
20
40
60
80
100
120
0
0
BUS CAPACITANCE (pF)
MIN.
RESISTANCE
MAXIMUM
RESISTANCE
RMAX =
CBUS
TR
RMIN =
IOL MIN
VCC MAX
=1.8k
7
6
5
3
4
1
20
40
60
70
80
90
0
0
AMBIENT TEMPERATURE (°C)
2
50
10
30
AC Electrical Specifications
(Over recommended operating conditions unless otherwise stated).
SYMBOL
PARAMETER
LIMITS
UNIT
REFERENCE
FIGURE
NUMBER(S)
MIN
(Note 11)
MAX
(Note 11)
fSCL
SCL clock frequency
0
100
kHz
10
tLOW
Clock LOW period
4700
ns
10
tHIGH
Clock HIGH period
4000
ns
10
tR
SCL and SDA rise time
1000
ns
10
tF
SCL and SDA fall time
300
ns
10
Ti, (Note 11)
Noise suppression time constant (glitch filter)
20
ns
10
tSU:STA
Start condition setup time (for a repeated start condition)
4000
ns
10 and 12
tHD:STA
Start condition hold time
4000
ns
10 and 12
tHIGH
tSU:STA
tHD:STA
tHD:DAT
tSU:DAT
tLOW
tF
tSU:STO
tR
tBUF
SCL
SDA
(DATA IN)
FIGURE 10. INPUT BUS TIMING



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com