Electronic Components Datasheet Search
  English  ▼

X  

ADF4155 Datasheet(PDF) 28 Page - Analog Devices

Part # ADF4155
Description  Integer-N/Fractional-N PLL Synthesizer
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADF4155 Datasheet(HTML) 28 Page - Analog Devices

Back Button ADF4155 Datasheet HTML 24Page - Analog Devices ADF4155 Datasheet HTML 25Page - Analog Devices ADF4155 Datasheet HTML 26Page - Analog Devices ADF4155 Datasheet HTML 27Page - Analog Devices ADF4155 Datasheet HTML 28Page - Analog Devices ADF4155 Datasheet HTML 29Page - Analog Devices ADF4155 Datasheet HTML 30Page - Analog Devices ADF4155 Datasheet HTML 31Page - Analog Devices ADF4155 Datasheet HTML 32Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 28 / 32 page
background image
ADF4155
Data Sheet
APPLICATIONS INFORMATION
LOCAL OSCILLATOR WITH RF BUFFER
Figure 34 shows the ADF4155 used with a VCO and an RF
buffer to produce a local oscillator (LO) at 5.8 GHz.
The differential reference input signal is applied to the circuit at
REFIN+ and REFIN−. A 122.88 MHz reference is used, which is
divided by 2 to serve as the 61.44 MHz PFD frequency.
The charge pump output (ICP = 0.938 mA) of the ADF4155
drives the loop filter. The ADIsimPLL design tool is used to
calculate the loop filter components. It is designed for a loop
bandwidth of 80 kHz and a phase margin of 45°.
The loop filter output drives the VCO, whose output is fed back
to the RF input of the PLL synthesizer via an RF buffer. It also
drives the RF output terminal (VCOOUT). A T-circuit configuration
provides 50 Ω matching between the VCOOUT, the RFOUT, and
the RFIN pins of the ADL5541 RF buffer.
The RF buffer is an optional buffer inserted in the feedback
between the VCO and the RFIN+/RFIN− pins of the PLL, where
an improvement in spur performance is required. The pie
attenuator is required to reduce the RF buffer output to within
the required range of the PLL RFIN+/RFIN− pins.
In a PLL system, it is important to know when the loop is in
lock. The locking is achieved by using the MUXOUT signal
from the synthesizer. The MUXOUT pin can be programmed to
monitor various internal signals in the synthesizer. One of these
is the lock detect signal.
Figure 34. Typical Application Diagram
ADF4155
CE
CLK
DATA
LE
1nF
1nF
REFIN–
REFIN+
100pF
CPOUT
MUXOUT
470pF
10nF
330pF
100pF
470Ω
680Ω
51Ω
100pF
18
Ω
NOTES
THIS IS A SIMPLIFIED SCHEMATIC, DECOUPLING CAPACITORS AND SPI CONNECTION DETAILS HAVE BEEN OMITTED FOR CLARITY.
RSET
RFIN–
RFIN+
REFIN
122.88MHz
VDD
VP
VP
VP
LOCK
DETECT
VCC
GND
VTUNE RFOUT
VPOS
RFIN
CB
GND
RFOUT
VCO
V940ME03-LF
ADL5541
100Ω
100Ω
68Ω
100pF
100pF
100pF
VCOOUT
4.7kΩ
9
18
6
20
7
21
11
10
24
23
12
8
100pF
L1
47nH
C3
1µF
VP
DVDD
AVDD
19
4
1
2
3
18
Ω
18
Ω
Rev. 0 | Page 28 of 32



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com