| Electronic Components Datasheet Search |
|
AD5379ABC Datasheet(PDF) 32 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD5379ABC Datasheet(HTML) 32 Page - Analog Devices |
|
32 / 40 page ![]() AD5382 Rev. 0 | Page 32 of 40 AD5382 to PIC16C6x/7x The PIC16C6x/7x synchronous serial port (SSP) is configured as an SPI master with the Clock Polarity bit = 0. This is done by writing to the synchronous serial port control register (SSPCON). See the PIC16/17 Microcontroller User Manual. In this example I/O, port RA1 is being used to pulse SYNC and enable the serial port of the AD5382. This microcontroller transfers only eight bits of data during each serial transfer operation; therefore, three consecutive read/write operations may be needed depending on the mode. Figure 36 shows the connection diagram. PIC16C6X/7X AD5382 SDI/RC4 SDO/RC5 SCK/RC3 RA1 SDO RESET SER/PAR DIN SCLK SYNC SPI/I2C DVDD Figure 36. AD5382-to-PIC16C6x/7x Interface AD5382 to 8051 The AD5382 requires a clock synchronized to the serial data. The 8051 serial interface must therefore be operated in Mode 0. In this mode, serial data enters and exits through RxD, and a shift clock is output on TxD. Figure 37 shows how the 8051 is connected to the AD5382. Because the AD5382 shifts data out on the rising edge of the shift clock and latches data in on the falling edge, the shift clock must be inverted. The AD5382 requires its data to be MSB first. Since the 8051 outputs the LSB first, the transmit routine must take this into account. 8XC51 AD5382 RxD TxD P1.1 SDO RESET SER/PAR DIN SCLK SYNC SPI/I2C DVDD Figure 37. AD5382-to-8051 Interface AD5382 to ADSP-2101/ADSP-2103 Figure 38 shows a serial interface between the AD5382 and the ADSP-2101/ADSP-2103. The ADSP-2101/ADSP-2103 should be set up to operate in SPORT transmit alternate framing mode. The ADSP-2101/ADSP-2103 SPORT is programmed through the SPORT control register and should be configured as follows: internal clock operation, active low framing, and 16-bit word length. Transmission is initiated by writing a word to the Tx register after the SPORT has been enabled. ADSP-2101/ ADSP-2103 AD5382 DR DT SCK TFS RFS SDO RESET SER/PAR DIN SCLK DVDD SPI/I2C SYNC Figure 38. AD5382-to-ADSP-2101/ADSP-2103 Interface |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |