AD9144BCPZ datasheet(46/125 Pages) AD

46 / 125 page

AD9144

Data Sheet

Rev. B | Page 46 of 125

Link Delay Setup Example, Without Known Delay

If the system delays are not known, the AD9144 can read back

the link latency between LMFCRX for each link and the SYSREF

aligned LMFC. This information is then used to calculate

LMFCVar and LMFCDel, as shown in the Without Known

Delays section.

Figure 51 shows how DYN_LINK_LATENCY_x (Register 0x302

and Register 0x303) provides a readback showing the delay (in

PClock cycles) between LMFCRX and the transition from ILAS

to the first data sample. By repeatedly power-cycling and taking

this measurement, the minimum and maximum delays across

power cycles can be determined and used to calculate LMFCVar

and LMFCDel.

The example shown in Figure 51 is demonstrated in the following

steps according to the procedure outlined in the Without Known

Delays section. Note that this example is in Subclass 1 to achieve

deterministic latency, which has a PClockFactor (FrameClockRate/

PClockRate) of 2 and uses K = 16; therefore PClocksPerMF = 8.

1. In Figure 51, for Link A, Link B, and Link C, the system

containing the AD9144 (including the transmitter) is

power cycled and configured 20 times. The AD9144 is

configured as described in the Device Setup Guide.

Because the point of this exercise is to determine LMFCDel

and LMFCVar, the LMFCDel is programmed to 0 and the

DYN_ LINK_LATENCY_x is read from Register 0x302

and Register 0x303 for Link 0 and Link 1, respectively. The

variation in the link latency over the 20 runs is shown in

Figure 51 in grey.

•

Link A gives readbacks of 6, 7, 0, and 1. Note that the

set of recorded delay values rolls over the edge of a

multiframe at the boundary K/PClockFactor = 8. Add

PClocksPerMF = 8 to low set. Delay values range from

6 to 9.

•

Link B gives Delay values from 5 to 7.

•

Link C gives Delay values from 4 to 7.

2. Calculate the minimum of all Delay measurements across

all power cycles, links, and devices:

MinDelay = min(all Delay values) = 4

3. Calculate the maximum of all Delay measurements across

all power cycles, links, and devices:

MaxDelay = max(all Delay values) = 9

4. Calculate the total Delay variation (with guard band)

across all power cycles, links, and devices:

LMFCVar = (MaxDelay + 1) − (MinDelay − 1)

= (9 + 1) − (4 − 1) = 10 − 3 = 7 PClock cycles

5. Calculate the minimum delay in frame clock cycles (with

guard band) across all power cycles, links, and devices:

LMFCDel = ((MinDelay − 1) × PClockFactor) % K

= ((4 − 1) × 2) % 16 = (3 × 2) % 16

= 6 % 16 = 6 frame clock cycles

6. Write LMFCDel to both Register 0x304 and Register 0x305

for all devices in the system. Write LMFCVar to both

system.

ILAS

DATA

SYSREF

ALIGNED DATA

LMFCRX

DYN_LINK_LATENCY

Figure 50. DYN_LINK_LATENCY Illustration

DYN_LINK_LATENCY_CNT

ALIGNED DATA (LINK A)

DETERMINISTICALLY

DELAYED DATA

LMFCRX

ALIGNED DATA (LINK B)

ALIGNED DATA (LINK C)

FRAME CLOCK

LMFC

PCLOCK

DATA

ILAS

DATA

ILAS

DATA

ILAS

DATA

ILAS

LMFC_DELAY = 6

(FRAME CLOCK CYCLES)

LMFC_VAR = 7

(PCLOCK CYCLES)

Figure 51. Multilink Synchronization Settings, Derived Method Example

AD9144BCPZ Datasheet(PDF) 46 Page - Analog Devices

AD9144BCPZ Datasheet(HTML) 46 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL