68HC705JB3 datasheet(65/134 Pages) FREESCALE

65 / 134 page

November 5, 1998

GENERAL RELEASE SPECIFICATION

MC68HC05JB3

16-BIT TIMER

MOTOROLA

REV 1

9-9

Figure 9-10. Timer Output Compare Block Diagram

To prevent OCF from being set between the time it is read and the time the output

compare registers are updated, use the following procedure:

Disable interrupts by setting the I bit in the condition code register.

Write to the OCRH. Compares are now inhibited until OCRL is written.

Read the TSR to arm the OCF for clearing.

Enable the output compare registers by writing to the OCRL. This also

clears the OCF ﬂag bit in the TSR.

Enable interrupts by clearing the I bit in the condition code register.

A software example of this procedure is shown below.

BIT 7

BIT 6

BIT 5

BIT 4

BIT 3

BIT 2

BIT 1

BIT 0

OCRH

OCRH7

OCRH6

OCRH5

OCRH4

OCRH3

OCRH2

OCRH1

OCRH0

$0016

reset:

UUUUUUUU

OCRL

OCRL7

OCRL6

OCRL5

OCRL4

OCRL3

OCRL2

OCRL1

OCRL0

$0017

reset:

UUUUUUUU

U = UNAFFECTED BY RESET

Figure 9-11. Output Compare Registers (OCRH, OCRL)

OCRH ($0016)

16-BIT COUNTER

÷ 4

INTERNAL

(fOSC ÷ 2)

TIMER CONTROL REG.

TIMER

REQUEST

OUTPUT COMPARE

RESET

CLOCK

INTERRUPT

OCRL ($0017)

TIMER STATUS REG.

$0012

$0013

INTERNAL

($FFFC)

DATA

R/W

OCRH

R/W

OCRL

BUS

16-BIT COMPARATOR

(OCF)

PC0/

OCMP

MUX

OCMPO (bit7 at $06)

PORT-C LOGIC

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

68HC705JB3 Datasheet(PDF) 65 Page - Freescale Semiconductor, Inc

68HC705JB3 Datasheet(HTML) 65 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL