Electronic Components Datasheet Search
  English  ▼

X  

PCI6421 Datasheet(PDF) 104 Page - Texas Instruments

Part # PCI6421
Description  DUAL/SINGLE SOCKET CARDBUS AND ULTRAMEDIA CONTROLLER
PDF  204 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

PCI6421 Datasheet(HTML) 104 Page - Texas Instruments

Back Button PCI6421 Datasheet HTML 100Page - Texas Instruments PCI6421 Datasheet HTML 101Page - Texas Instruments PCI6421 Datasheet HTML 102Page - Texas Instruments PCI6421 Datasheet HTML 103Page - Texas Instruments PCI6421 Datasheet HTML 104Page - Texas Instruments PCI6421 Datasheet HTML 105Page - Texas Instruments PCI6421 Datasheet HTML 106Page - Texas Instruments PCI6421 Datasheet HTML 107Page - Texas Instruments PCI6421 Datasheet HTML 108Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 204 page
background image
4−28
4.39 Device Control Register
The device control register is provided for PCI1130 compatibility. It contains bits that are shared between functions
0 and 1. The interrupt mode select is programmed through this register. The socket-capable force bits are also
programmed through this register. See Table 4−17 for a complete description of the register contents.
Bit
7
6
5
4
3
2
1
0
Name
Device control
Type
RW
RW
RW
R
RW
RW
RW
RW
Default
0
1
1
0
0
1
1
0
Register:
Device control
Offset:
92h (Functions 0, 1)
Type:
Read-only, Read/Write
Default:
66h
Table 4−17. Device Control Register Description
BIT
SIGNAL
TYPE
FUNCTION
7 ‡
SKTPWR_LOCK
RW
Socket power lock bit. When this bit is set to 1, software cannot power down the PC Card socket while
in D3. It may be necessary to lock socket power in order to support wake on LAN or RING if the
operating system is programmed to power down a socket when the CardBus controller is placed in the
D3 state.
6 ‡§
3VCAPABLE
RW
3-V socket capable force bit.
0 = Not 3-V capable
1 = 3-V capable (default)
5 ‡
IO16R2
RW
Diagnostic bit. This bit defaults to 1.
4
RSVD
R
Reserved. This bit returns 0 when read. A write has no effect.
3 ‡§
TEST
RW
TI test bit. Write only 0 to this bit.
2−1 ‡§
INTMODE
RW
Interrupt mode. These bits select the interrupt signaling mode. The interrupt mode bits are encoded:
00 = Parallel PCI interrupts only
01 = Reserved
10 = IRQ serialized interrupts and parallel PCI interrupts INTA, INTB, INTC, and INTD
11 = IRQ and PCI serialized interrupts (default)
0 ‡§
RSVD
RW
Reserved. Bit 0 is reserved for test purposes. Only a 0 must be written to this bit.
‡ One or more bits in this register are cleared only by the assertion of GRST.
§ These bits are global in nature and must be accessed only through function 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com