Electronic Components Datasheet Search
  English  ▼

X  

INT5130CS Datasheet(PDF) 17 Page - List of Unclassifed Manufacturers

Part # INT5130CS
Description  Integrated Powerline MAC/PHY Transceiver
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC1 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC1 - List of Unclassifed Manufacturers

INT5130CS Datasheet(HTML) 17 Page - List of Unclassifed Manufacturers

Back Button INT5130CS Datasheet HTML 13Page - List of Unclassifed Manufacturers INT5130CS Datasheet HTML 14Page - List of Unclassifed Manufacturers INT5130CS Datasheet HTML 15Page - List of Unclassifed Manufacturers INT5130CS Datasheet HTML 16Page - List of Unclassifed Manufacturers INT5130CS Datasheet HTML 17Page - List of Unclassifed Manufacturers INT5130CS Datasheet HTML 18Page - List of Unclassifed Manufacturers INT5130CS Datasheet HTML 19Page - List of Unclassifed Manufacturers INT5130CS Datasheet HTML 20Page - List of Unclassifed Manufacturers INT5130CS Datasheet HTML 21Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 38 page
background image
INTELLON CONFIDENTIAL
17
ADVANCE INFORMATION
Rev 8.1
INT5130 Integrated Powerline MAC/PHY Transceiver Technical Data Sheet
Data
Data sent over the MII interface consists of N bytes of data transmitted as 2N nibbles.
The de-assertion of the MII_TXEN signals the End Of Frame (EOF) for data transmitted on the
MII_TX[3:0] pins. Likewise, the de-assertion of the MII_RXDV signals the EOF for data transmitted on
MII_RX[3:0].
Figure 10: Partition of Serial Bit Stream to Nibble Stream
MDI Control Interface
The Management Data Interface connects the external host to the INT5130 for purposes of controlling the
INT5130 and gathering status. A specific frame format and protocol definition exists for exchanging
management frames over this interface. A register definition exists as well that specifies a basic register
set with an extension mechanism. The INT5130 implements the basic register set only.
MDI Timing Diagrams
MII_MDCLK
MII_MDIO
t
MDI_RVAL
DATA
Figure 11: MDI Receive Timing Diagram
MACs Serial Bit Stream
First nibble
D0
D1
D2
D3
D4
D6
D5
D7
D0
D1
D2
D3
Second nibble
LSB
MSB
MII
Nibble
Stream
LSB
MSB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com