AD5570ARS datasheet(5/24 Pages) AD

5 / 24 page

AD5570

Rev. 0 | Page 5 of 24

STANDALONE TIMING CHARACTERISTICS

VDD = +12 V ± 5%, VSS = −12 V ± 5% or VDD = +15 V ± 10%, VSS = −15 V ± 10%; VREF = 5 V; REFGND = GND = 0 V; RL = 5 kΩ;

and CL = 200 pF to GND; all specifications TMIN to TMAX, unless otherwise noted.

Table 2.

Parameter

Limit at TMIN, TMAX

Unit

Description

fMAX

MHz max

SCLK frequency

100

ns min

SCLK cycle time

ns min

SCLK high time

ns min

SCLK low time

ns min

SYNC to SCLK falling edge setup time

ns min

Data setup time

ns min

Data hold time

ns min

SCLK falling edge to SYNC rising edge

ns min

Minimum SYNC high time

ns min

SYNC rising edge to LDAC falling edge

t10

ns min

LDAC pulse width

t11

ns min

LDAC falling edge to SYNC falling edge (no update)

t12

ns min

LDAC rising edge to SYNC rising edge (no update)

t13

ns min

CLR pulse width

All parameters guaranteed by design and characterization. Not production tested.

All input signals are measured with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of (VIL +VIH)/2.

DB15

DB0

SCLK

SYNC

SDIN

LDAC1

CLR

LDAC2

NOTES

1. ASYNCHRONOUS LDAC UPDATE MODE. UPDATE ON FALLING EDGE OF LDAC.

2. SYNCHRONOUS LDAC UPDATE MODE. UPDATE ON RISING EDGE OF SYNC.

t12

t11

t10

t13

Figure 2. Serial Interface Timing Diagram

AD5570ARS Datasheet(PDF) 5 Page - Analog Devices

AD5570ARS Datasheet(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datasheet Download

Link URL