Electronic Components Datasheet Search
  English  ▼

X  

AD5570ARS Datasheet(PDF) 9 Page - Analog Devices

Part # AD5570ARS
Description  True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5570ARS Datasheet(HTML) 9 Page - Analog Devices

Back Button AD5570ARS Datasheet HTML 5Page - Analog Devices AD5570ARS Datasheet HTML 6Page - Analog Devices AD5570ARS Datasheet HTML 7Page - Analog Devices AD5570ARS Datasheet HTML 8Page - Analog Devices AD5570ARS Datasheet HTML 9Page - Analog Devices AD5570ARS Datasheet HTML 10Page - Analog Devices AD5570ARS Datasheet HTML 11Page - Analog Devices AD5570ARS Datasheet HTML 12Page - Analog Devices AD5570ARS Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 24 page
background image
AD5570
Rev. 0 | Page 9 of 24
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
VSS 1
VDD 2
CLR
3
LDAC
4
SYNC
5
SCLK
6
SDIN
7
SDO
8
REFGND
REFIN
REFGND
VOUT
AGNDS
16
15
14
13
12
AGND
PD
DGND
11
10
9
AD5570
TOP VIEW
(Not to Scale)
Figure 5. 16-Lead SSOP Pin Configuration (RS-16)
Table 5. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
VSS
Negative Analog Supply Voltage. −12 V ± 5% to −15 V ± 10% for specified performance.
2
VDD
Positive Analog Supply Voltage. 12 V ± 5% to 15 V ± 10% for specified performance.
3
CLR
Level Sensitive, Active Low Input. A falling edge of CLR resets VOUT to AGND. The contents of the registers are
untouched.
4
LDAC
Active Low Control Input. Transfers the contents of the input register to the DAC register. LDAC may be tied
permanently low, enabling the outputs to be updated on the rising edge of SYNC.
5
SYNC
Active Low Control Input. This is the frame synchronization signal for the data. When SYNC goes low, it powers
on the SCLK and SDIN buffers and enables the input shift register. Data is transferred in on the falling edges of
the following 16 clocks.
6
SCLK
Serial Clock Input. Data is clocked into the input register on the falling edge of the serial clock input. Data can
be transferred at rates of up to 8 MHz.
7
SDIN
Serial Data Input. This device has a 16-bit register. Data is clocked into the register on the falling edge of the
serial clock input.
8
SDO
Serial Data Output. Can be used for daisy chaining a number of devices together or for reading back the data in
the shift register for diagnostic purposes. This is an open-drain output; it should be pulled to logic high with an
external pull-up resistor of ~5 kΩ.
9
DGND
Digital Ground. Ground reference for all digital circuitry.
10
PD
Active Low Control Input. Allows the DAC to be put into a power-down state.
11
AGND
Analog Ground. Ground reference for all analog circuitry.
12
AGNDS
Analog Ground Sense. This is normally tied to AGND.
13
VOUT
Analog Output Voltage.
14
REFGND
This pin should be tied to 0 V.
15
REFIN
Voltage Reference Input. This is internally buffered before being applied to the DAC. For bipolar ±10 V output
range, REFIN is 5 V.
16
REFGND
This pin should be tied to 0 V.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com