| Electronic Components Datasheet Search |
|
PC8245 Datasheet(PDF) 4 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
PC8245 Datasheet(HTML) 4 Page - ATMEL Corporation |
|
4 / 61 page ![]() 4 PC8245 2171D–HIREL–06/04 • Peripheral logic Peripheral Logic Bus – Supports various operating frequencies and bus divider ratios – 32-bit address bus, 64-bit data bus – Supports full memory coherency – Decoupled address and data buses for pipelining of peripheral logic bus accesses – Store gathering on peripheral logic bus-to-PCI writes Memory interface – Supports up to 2 Gbytes of SDRAM memory – High-bandwidth data bus (32- or 64-bit) to SDRAM – Programmable timing supporting SDRAM – Supports 1 to 8 banks of 16-, 64-, 128-, 256-, or 512-Mbit memory devices – Write buffering for PCI and processor accesses – Supports normal parity, read-modify-write (RMW), or ECC – Data-path buffering between memory interface and processor – Low-voltage TTL logic (LVTTL) interfaces – 272 Mbytes of base and extended ROM/Flash/PortX space – Base ROM space supports 8-bit data path or same size as the SDRAM data path (32- or 64-bit) – Extended ROM space supports 8-, 16-, 32-bit gathering data path, 32- or 64- bit (wide) data path – PortX: 8-, 16-, 32-, or 64-bit general-purpose I/O port using ROM controller interface with programmable address strobe timing, data ready input signal (DRDY), and 4 chip selects 32-bit PCI interface – Operates up to 66 MHz – PCI 2.2-compliant – PCI 5.0V tolerance – Support for dual address cycle (DAC) for 64-bit PCI addressing (master only) – Support for PCI locked accesses to memory – Support for accesses to PCI memory, I/O, and configuration spaces – Selectable big- or little-endian operation – Store gathering of processor-to-PCI write and PCI-to-memory write accesses – Memory prefetching of PCI read accesses – Selectable hardware-enforced coherency – PCI bus arbitration unit (five request/grant pairs) – PCI agent mode capability – Address translation with two inbound and outbound units (ATU) – Some internal configuration registers accessible from PCI Two-channel integrated DMA controller (writes to ROM/PortX not supported) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |