 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
USB3450 Datasheet(PDF) 32 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
USB3450 Datasheet(HTML) 32 Page - SMSC Corporation |
|
|
32 / 40 page  Hi-Speed USB Host or Device PHY With UTMI+ Interface Datasheet Revision 0.1 (05-11-05) 32 SMSC USB3450 DATASHEET Notes: ■ T0 may occur to 4ms after HS Reset T0. ■ The Link must assert the Chirp K for 66000 CLKOUT cycles to ensure a 1ms minimum duration. Figure 7.3 HS Detection Handshake Timing Behavior (FS Mode) Table 7.6 HS Detection Handshake Timing Values (FS Mode) TIMING PARAMETER DESCRIPTION VALUE T0 HS Handshake begins. DP pull-up enabled, HS terminations disabled. 0 (reference) T1 Device enables HS Transceiver and asserts Chirp K on the bus. T0 < T1 < HS Reset T0 + 6.0ms T2 Device removes Chirp K from the bus. 1ms minimum width. T1 + 1.0 ms < T2 < HS Reset T0 + 7.0ms T3 Earliest time when downstream facing port may assert Chirp KJ sequence on the bus. T2 < T3 < T2+100µs T4 Chirp not detected by the device. Device reverts to FS default state and waits for end of reset. T2 + 1.0ms < T4 < T2 + 2.5ms T5 Earliest time at which host port may end reset HS Reset T0 + 10ms |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
