Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ADC3541 Datasheet(PDF) 57 Page - Texas Instruments

Click here to check the latest version.
Part # ADC3541
Description  ADC354x 14-bit, 10-MSPS to 65-MSPS, Low-noise, Ultra-low Power ADC
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

ADC3541 Datasheet(HTML) 57 Page - Texas Instruments

Back Button ADC3541 Datasheet HTML 53Page - Texas Instruments ADC3541 Datasheet HTML 54Page - Texas Instruments ADC3541 Datasheet HTML 55Page - Texas Instruments ADC3541 Datasheet HTML 56Page - Texas Instruments ADC3541 Datasheet HTML 57Page - Texas Instruments ADC3541 Datasheet HTML 58Page - Texas Instruments ADC3541 Datasheet HTML 59Page - Texas Instruments ADC3541 Datasheet HTML 60Page - Texas Instruments ADC3541 Datasheet HTML 61Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 68 page
background image
Figure 7-63. Register 0x27
7
6
5
4
3
2
1
0
0
0
0
OP ORDER A
Q-DEL A
FS/4 MIX PH A
0
0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 7-41. Register 0x27 Field Descriptions
Bit
Field
Type
Reset
Description
7-5
0
R/W
0
Must write 0
4
OP ORDER A
R/W
0
Swaps the I and Q output order for channel A
0: Output order is I[n], Q[n]
1: Output order is swapped: Q[n], I[n]
3
Q-DEL A
R/W
0
This delays the Q-sample output of channel A by one.
0: Output order is I[n], Q[n]
1: Q-sample is delayed by 1 sample: I[n], Q[n+1], I[n+1], Q[n+2]
2
FS/4 MIX PH A
R/W
0
Inverts the mixer phase for channel A when using FS/4 mixer
0: Mixer phase is non-inverted
1: Mixer phase is inverted
1-0
0
R/W
0
Must write 0
Figure 7-64. Register 0x2A/B/C/D
7
6
5
4
3
2
1
0
NCO A [7:0]
NCO A [15:8]
NCO A [23:16]
NCO A [31:24]
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 7-42. Register 0x2A/2B/2C/2D Field Descriptions
Bit
Field
Type
Reset
Description
7-0
NCO A [31:0]
R/W
0
Sets the 32 bit NCO value for decimation filter channel A. The
NCO value is fNCO× 232/FS
In real decimation these registers are automatically set to 0.
Figure 7-65. Register 0x8F
7
6
5
4
3
2
1
0
0
0
0
0
0
0
FORMAT A
0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 7-43. Register 0x8F Field Descriptions
Bit
Field
Type
Reset
Description
7-2
0
R/W
0
Must write 0
1
FORMAT A
R/W
0
This bit sets the output data format for channel A.
0: 2s complement
1: Offset binary
0
0
R/W
0
Must write 0
www.ti.com
ADC3541
SBAS840 – JULY 2020
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
57
Product Folder Links: ADC3541



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com