ADC3541 datasheet(58/68 Pages) TI1

58 / 68 page

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI

does not warrant its accuracy or completeness. TI’s customers are responsible for determining

suitability of components for their purposes. Customers should validate and test their design

implementation to confirm system functionality.

8.1 Typical Application

A spectrum analyzer is a typical frequency domain application for the ADC354x and its front end circuitry is very

similar to several other systems such as software defined radio (SDR), sonar, radar or communications. Some

applications require frequency coverage including DC or near DC (e.g. sonar) so it’s included in this example.

Control

AIN

CLK

VREF

ADC

0.95V

VCM

DCLK

D0..13

Dig I/F

FPGA

1.2V REF

REFBUF

10 k

0.6V

Device Clock

AMP

CVCM

Low Pass Filter

180nH

100 pF

Glitch Filter

10 uF

NCO

Figure 8-1. Typical configuration for a spectrum analyzer with DC support

8.1.1 Design Requirements

Frequency domain applications cover a wide range of frequencies from low input frequencies at or near DC in

the 1st Nyquist zone to undersampling in higher Nyquist zones. If very low input frequency is supported then the

input has to be DC coupled and the ADC driven by a fully differential amplifier (FDA). If low frequency support is

not needed then AC coupling and use of a balun may be more suitable.

The internal reference is used since DC precision is not needed. However the ADC AC performance is highly

dependent on the quality of the external clock source. If in-band interferers can be present then the ADC SFDR

performance will be a key care about as well. A higher ADC sampling rate is desirable in order to relax the

external anti-aliasing filter – an internal decimation filter can be used to reduce the digital output rate afterwards.

Table 8-1. Design key care-abouts

FEATURE

DESCRIPTION

Signal Bandwidth

DC to 20 MHz

Input Driver

Single ended to differential signal conversion and DC coupling

Clock Source

External clock with low jitter

When designing the amplifier/filter driving circuit, the ADC input full-scale voltage needs to be taken into

consideration. For example, the ADC354x input full-scale is 2.25 Vpp. When factoring in ~ 1 dB for insertion loss

of the filter, then the amplifier needs to deliver close to 2.5 Vpp. The amplifier distortion performance will degrade

with a larger output swing and considering the ADC common mode input voltage the amplifier may not be able to

ADC3541

SBAS840 – JULY 2020

www.ti.com

Submit Document Feedback

Product Folder Links: ADC3541

ADC3541 Datasheet(PDF) 58 Page - Texas Instruments

ADC3541 Datasheet(HTML) 58 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL