| Electronic Components Datasheet Search |
|
AWR6843 Datasheet(PDF) 49 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AWR6843 Datasheet(HTML) 49 Page - Texas Instruments |
|
49 / 71 page ![]() cs sclk d[0] d[3:1] Bit n-1 Bit n-2 Bit 1 Bit 0 PHA=0 POL=0 Command Command Read Data Read Data Bit 1 Bit 0 Read Data Read Data Q4 Q7 Q9 Q2 Q3 Q1 Q6 Q5 SPRS85v_TIMING_OSPI1_02 Q12 Q13 Q12 Q13 Q12 Q13 Q12 Q13 49 AWR6843 www.ti.com SWRS248 – APRIL 2020 Submit Documentation Feedback Product Folder Links: AWR6843 Specifications Copyright © 2020, Texas Instruments Incorporated (1) The Y parameter is defined as follows: If DCLK_DIV is 0 or ODD then, Y equals 0.5. If DCLK_DIV is EVEN then, Y equals (DCLK_DIV/2) / (DCLK_DIV+1). For best performance, it is recommended to use a DCLK_DIV of 0 or ODD to minimize the duty cycle distortion. All required details about clock division factor DCLK_DIV can be found in the device-specific Technical Reference Manual. (2) P = SCLK period in ns. (3) M = QSPI_SPI_DC_REG.DDx + 1, N = 2 Table 5-17. QSPI Switching Characteristics NO. PARAMETER MIN TYP MAX UNIT Q1 tc(SCLK) Cycle time, sclk 12.5 ns Q2 tw(SCLKL) Pulse duration, sclk low Y*P – 3(1)(2) ns Q3 tw(SCLKH) Pulse duration, sclk high Y*P – 3(1) ns Q4 td(CS-SCLK) Delay time, sclk falling edge to cs active edge –M*P – 1(1)(3) –M*P + 2.5(1)(3) ns Q5 td(SCLK-CS) Delay time, sclk falling edge to cs inactive edge N*P – 1(1)(3) N*P + 2.5(1)(3) ns Q6 td(SCLK-D1) Delay time, sclk falling edge to d[1] transition –3.5 7 ns Q7 tena(CS-D1LZ) Enable time, cs active edge to d[1] driven (lo-z) –P – 4(3) –P +1(3) ns Q8 tdis(CS-D1Z) Disable time, cs active edge to d[1] tri-stated (hi-z) –P – 4(3) –P +1(3) ns Q9 td(SCLK-D1) Delay time, sclk first falling edge to first d[1] transition (for PHA = 0 only) –3.5 – P(3) 7 – P(3) ns Q12 tsu(D-SCLK) Setup time, d[3:0] valid before falling sclk edge 7.3 ns Q13 th(SCLK-D) Hold time, d[3:0] valid after falling sclk edge 1.5 ns Q14 tsu(D-SCLK) Setup time, final d[3:0] bit valid before final falling sclk edge 7.3 — P(3) ns Q15 th(SCLK-D) Hold time, final d[3:0] bit valid after final falling sclk edge 1.5 + P(3) ns Figure 5-13. QSPI Read (Clock Mode 0) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |