Electronic Components Datasheet Search
  English  ▼

X  

LTC4449 Datasheet(PDF) 23 Page - Analog Devices

Part # LTC4449
Description  Six-Phase, Synchronous Bidirectional Buck or Boost Controller
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTC4449 Datasheet(HTML) 23 Page - Analog Devices

Back Button LTC4449 Datasheet HTML 19Page - Analog Devices LTC4449 Datasheet HTML 20Page - Analog Devices LTC4449 Datasheet HTML 21Page - Analog Devices LTC4449 Datasheet HTML 22Page - Analog Devices LTC4449 Datasheet HTML 23Page - Analog Devices LTC4449 Datasheet HTML 24Page - Analog Devices LTC4449 Datasheet HTML 25Page - Analog Devices LTC4449 Datasheet HTML 26Page - Analog Devices LTC4449 Datasheet HTML 27Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 48 page
background image
LTC7871
23
Rev. 0
For more information www.analog.com
The peak-to-peak MOSFET gate drive levels are set by
the internal DRVCC regulator voltage. Pay close atten-
tion to the BVDSS specification for the MOSFETs as well.
Selection criteria for the power MOSFETs include the on-
resistance RDS(ON), input capacitance, input voltage and
maximum output current. MOSFET input capacitance is
a combination of several components but can be taken
from the typical gate charge curve included on most data
sheets (Figure 5). The curve is generated by forcing a
constant input current into the gate of a common source,
current source loaded stage and then plotting the gate
voltage versus time.
Figure 5.
+
–
VDS
VIN
7871 F05
VGS
MILLER EFFECT
QIN
a
b
CMILLER = (QB – QA)/VDS
VGS
V
+
–
Gate Charge Characteristic
The initial slope is the effect of the gate-to-source and the
gate-to-drain capacitance. The flat portion of the curve is
the result of the Miller multiplication effect of the drain-
to-gate capacitance as the drain drops the voltage across
the current source load. The upper sloping line is due to
the drain-to-gate accumulation capacitance and the gate-
to-source capacitance. The Miller charge (the increase
in coulombs on the horizontal axis from a to b while the
curve is flat) is specified for a given VDS drain voltage,
but can be adjusted for different VDS voltages by multi-
plying the ratio of the application VDS to the curve speci-
fied VDS values. A way to estimate the CMILLER term is to
take the change in gate charge from points a and b on a
manufacturer’s data sheet and divide by the stated VDS
voltage specified. CMILLER is the most important selec-
tion criteria for determining the transition loss term in
the top MOSFET but is not directly specified on MOSFET
data sheets. CRSS and COS are specified sometimes but
definitions of these parameters are not included. When
a specified maximum, the inductor should be chosen
according to:
L ≥
VHIGH – VLOW
fOSC •IRIPPLE
•
VLOW
VHIGH
Inductor Core Selection
Once the inductance value is determined, the type of
inductor must be selected. Core loss is independent of
core size for a fixed inductor value, but it is very depen-
dent on inductance selected. As inductance increases,
core losses go down. Unfortunately, increased inductance
requires more turns of wire and therefore copper losses
will increase.
Ferrite designs have very low core loss and are preferred
at high switching frequencies, so design goals can con-
centrate on copper loss and preventing saturation. Ferrite
core material saturates “hard,” which means that induc-
tance collapses abruptly when the peak design current is
exceeded. This results in an abrupt increase in inductor
ripple current and consequent output voltage ripple. Do
not allow the core to saturate!
Power MOSFET and Schottky Diode (Optional)
Selection
At least two external power MOSFETs need to be selected:
One N-channel MOSFET for the top switch and one or
more N-channel MOSFET(s) for the bottom switch. The
number, type and on-resistance of all MOSFETs selected
take into account the voltage step-down ratio as well
as the actual position (top or bottom) in which the
MOSFET will be used. A much smaller and much lower
input capacitance MOSFET should be used for the top
MOSFET in applications that have an VLOW that is less
than one-third of VHIGH. In applications where VHIGH >>
VLOW, the top MOSFETs’ on-resistance is normally less
important for overall efficiency than its input capacitance
at operating frequencies above 300kHz. MOSFET man-
ufacturers have designed special purpose devices that
provide reasonably low on-resistance with significantly
reduced input capacitance for the top switch application
in switching regulators.
APPLICATIONS INFORMATION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com