MAX17843 datasheet(108/131 Pages) MAXIM

108 / 131 page

BIT

POR

NAME

DESCRIPTION

D15

POLARITY

Enables bipolar mode for ADC (input range is -2.5V to 2.5V). Default is unipolar mode

(input range is 0V to 5V). The ADC logic latches the value of this bit at the start of the

measurement cycle. The DIAG measurement timeslot is controlled by the internal logic.

Changing the value of this bit takes effect at the next measurement cycle start.

D14

ADCSELECT

Configures which ADC is selected for measurements. Default is the ADC1 which is the

primary ADC. The ADC logic latches the value of this bit at the start of the measurement cycle.

Changing the value of this bit takes effect at the next measurement cycle start.

ADCSELECT

SELECTED ADC

1 (Primary)

2 (Secondary)

D13

010

FC[2:0]

IIR filter coefficient bits. User-selectable filter coefficients. The default value is 010 that has

a weight of 3/8. Setting these bits to 111 would turn the filter off. The ADC scan data is then

transferred from ALU to CELLn registers as is.

D12

FILTER COEFFICIENT[2:0]

WEIGHT OF THE COEFFICIENT

000

1/8

001

2/8

010

3/8, Default value

011

1/2

D11

100

5/8

101

.6/8

110

7/8

111

1, Filter Off

D10

EMGCYDCHG

Set to enable emergency cell-discharge mode (configured by BALSWDCHG).

HVCPDIS

Disables the HV charge pump. Used for ALRTHVUV diagnostic. If the HV charge pump is

disabled in normal operation, measurement errors will result due to VHV undervoltage.

Reserved

Reserved for future use.

FORCEPOR

Enables hard POR by pulling down SHDNL internally. If cleared before the POR occurs, it

disables the active pulldown on SHDNL.

ALIVECNTEN

Enables inclusion of alive-counter byte at end of all write and read packets.

ADCTSTEN

Enables the ALU test mode. This mode feeds 12-bit data from the ADCTEST registers

directly into the ALU, instead of from the ADC conversion.

SCANTODIS

Disables the acquisition watchdog but does not clear the SCANTIMEOUT flag in the

SCANCTRL register if it is set.

BALSWDISABLE

Disables all the balancing switches conducting between SWn and Swn-1. This allows

disabling all the balancing switches without actually clearing the BALSWEN register.

NOPEC

Disables packet-error checking (PEC).

ADDRUNLOCK

Disables write-protection of device address DA[4:0]. Cleared only by HELLOALL command

(write protected).

SPOR

Enables soft POR. Writing to a logic-zero has no effect. Always reads logic-zero.

MAX17843

12-Channel, High-Voltage Smart Sensor

Data-Acquisition Interface

www.maximintegrated.com

Maxim Integrated │ 108

DEVCFG1 Register (address 0x10)

MAX17843 Datasheet(PDF) 108 Page - Maxim Integrated Products

MAX17843 Datasheet(HTML) 108 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL