SH7041A datasheet(128/923 Pages) RENESAS

128 / 923 page

Table 5.3

Exception Processing Vector Table (cont)

Exception Sources

Vector

Numbers

Vector Table Address Offset

Interrupts

IRQ0

H'00000100–H'00000103

IRQ1

H'00000104–H'00000107

IRQ2

H'00000108–H'0000010B

IRQ3

H'0000010C–H'0000010F

IRQ4

H'00000110–H'00000113

IRQ5

H'00000114–H'00000117

IRQ6

H'00000118–H'0000011B

IRQ7

H'0000011C–H'0000011F

On-chip peripheral

module*

255

H'00000120–H'00000124

H'000003FC–H'000003FF

Note: * The vector numbers and vector table address offsets for each on-chip peripheral module

interrupt are given in section 6, Interrupt Controller (INTC), and table 6.3, Interrupt

Exception Processing Vectors and Priorities.

Table 5.4

Calculating Exception Processing Vector Table Addresses

Exception Source

Vector Table Address Calculation

Resets

Vector table address = (vector table address offset)

= (vector number)

× 4

Address errors, interrupts,

instructions

Vector table address = VBR + (vector table address offset)

= VBR + (vector number)

× 4

Notes: 1. VBR: Vector base register

2. Vector table address offset: See table 5.3.

3. Vector number: See table 5.3.

5.2

Resets

Resets have the highest priority of any exception source. There are two types of resets: manual

resets and power-on resets. As table 5.5 shows, both types of resets initialize the internal status of

the CPU. In power-on resets, all registers of the on-chip peripheral modules are initialized; in

manual resets, they are not.

SH7041A Datasheet(PDF) 128 Page - Renesas Technology Corp

SH7041A Datasheet(HTML) 128 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL