Electronic Components Datasheet Search
  English  ▼

X  

TAS5828M Datasheet(PDF) 64 Page - Texas Instruments

Click here to check the latest version.
Part # TAS5828M
Description  TAS5828M 50-W Stereo, Digital Input, High Efficiency Closed-Loop Class-D Amplifier with Hybrid-Pro Algorithm
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TAS5828M Datasheet(HTML) 64 Page - Texas Instruments

Back Button TAS5828M Datasheet HTML 60Page - Texas Instruments TAS5828M Datasheet HTML 61Page - Texas Instruments TAS5828M Datasheet HTML 62Page - Texas Instruments TAS5828M Datasheet HTML 63Page - Texas Instruments TAS5828M Datasheet HTML 64Page - Texas Instruments TAS5828M Datasheet HTML 65Page - Texas Instruments TAS5828M Datasheet HTML 66Page - Texas Instruments TAS5828M Datasheet HTML 67Page - Texas Instruments TAS5828M Datasheet HTML 68Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 97 page
background image
Table 8-35. PVDD_ADC Register Field Descriptions
Bit
Field
Type
Reset
Description
7-0
PVDD_ADC[7:0]
R
00000000
PVDD Voltage = PVDD_ADC[7:0] / 8.428 (V)
223: 26.45V
222: 26.34V
221:26.22V
...
39: 4.63V
38: 4.51V
37: 4.39V
8.6.1.27 GPIO_CTRL Register (Offset = 60h) [reset = 0x00]
GPIO_CTRL is shown in Figure 8-40 and described in Table 8-36.
Return to Table 8-8.
Figure 8-40. GPIO_CTRL Register
7
6
5
4
3
2
1
0
RESERVED
GPIO0_OE
GPIO2_OE
GPIO1_OE
R/W
R/W
R/W
R/W
Table 8-36. GPIO_CTRL Register Field Descriptions
Bit
Field
Type
Reset
Description
7-3
RESERVED
R/W
0000
This bit is reserved
2
GPIO0_OE
R/W
0
GPIO2 Output Enable. This bit sets the direction of the GPIO0 pin
0: GPIO0 is input
1: GPIO0 is output
1
GPIO2_OE
R/W
0
GPIO2 Output Enable This bit sets the direction of the GPIO2 pin
0: GPIO2 is input
1: GPIO2 is output
0
GPIO1_OE
R/W
0
GPIO1 Output Enable This bit sets the direction of the GPIO1 pin
0: GPIO1 is input
1: GPIO1 is output
8.6.1.28 GPIO1_SEL Register (Offset = 61h) [reset = 0x00]
GPIO1_SEL is shown in Figure 8-41 and described in Table 8-37.
Return to Table 8-8.
Figure 8-41. GPIO1_SEL Register
7
6
5
4
3
2
1
0
RESERVED
GPIO1_SEL
R/W
R/W
Table 8-37. GPIO1_SEL Register Field Descriptions
Bit
Field
Type
Reset
Description
7-4
RESERVED
R/W
0000
This bit is reserved
TAS5828M
SLASEX7A – JUNE 2021 – REVISED DECEMBER 2021
www.ti.com
64
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TAS5828M



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com