| Electronic Components Datasheet Search |
|
SPC582BX Datasheet(PDF) 10 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC582BX Datasheet(HTML) 10 Page - STMicroelectronics |
|
10 / 115 page ![]() Description SPC582Bx 10/115 DS11597 Rev 4 2.3 Feature overview On-chip modules within SPC582Bx include the following features: • One main CPU, single issue, 32-bit CPU core complexes (e200z2). – Power Architecture embedded specification compliance – Instruction set enhancement allowing variable length encoding (VLE), encoding a mix of 16-bit and 32-bit instructions, for code size footprint reduction – Single-precision floating point operations • 1088 KB (1024 KB code flash + 64 KB data flash) on-chip Flash memory – Supports read during program and erase operations, and multiple blocks allowing EEPROM emulation • 96 KB on-chip general-purpose SRAM • Multi channel direct memory access controllers – 16 eDMA channels • One interrupt controller (INTC) • Dual phase-locked loops with stable clock domain for peripherals and FM modulation domain for computational shell • Crossbar switch architecture for concurrent access to peripherals, Flash, or RAM from multiple bus masters with end-to-end ECC • System integration unit lite (SIUL) • Boot assist Flash (BAF) supports factory programming using a serial bootload through the asynchronous CAN or LIN/UART. • Hardware support for safety ASIL-B level related applications • Enhanced modular IO subsystem (eMIOS): up to 32 timed I/O channels with 16-bit counter resolution – Buffered updates – Support for shifted PWM outputs to minimize occurrence of concurrent edges – Supports configurable trigger outputs for ADC conversion for synchronization to channel output waveforms – Shared or independent time bases – DMA transfer support available • Body cross triggering unit (BCTU) – Triggers ADC conversions from any eMIOS channel – Triggers ADC conversions from up to 2 dedicated PIT_RTIs – One event configuration register dedicated to each timer event allows to define the corresponding ADC channel – Synchronization with ADC to avoid collision • One 12-bit SAR analog-to-digital converter – up to 27 channels – enhanced diagnosis features • Four deserial serial peripheral interface (DSPI) modules • Six LIN and UART communication interface (LINFlexD) modules – LINFlexD_0 is a Master/Slave – All others are Masters |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |