| Electronic Components Datasheet Search |
|
TCD6000 Datasheet(PDF) 29 Page - Tripath Technology Inc. |
|
|
|||||||||||||||||||||||||||||
TCD6000 Datasheet(HTML) 29 Page - Tripath Technology Inc. |
|
29 / 36 page ![]() Tripath Technology, Inc. – Preliminary Technical Information 29 TCD6000 – Rev. 1.0/09.04 When the GNn control bits are cleared to ‘0’, the TCD6000 operates in low post-gain mode. In this mode, the noise floor is lowered but the system may not be able to obtain the maximum power output from the power stage. When the GNn control bits are set to ‘1’, the TCD6000 operates in high post-gain mode. In this mode, gain is increased by 25%. The system will now be able to obtain the maximum power output from the power stage but the noise floor will have increased accordingly. B Cal Control Addr Register Name D7 D6 D5 D4 D3 D2 D1 D0 7Dh Force Offset and B Cal Control 0 BC6 BC5 BC4 BC3 BC2 BC1 0 Default 0 0 0 0 0 0 0 0 The BCn control bits control the method of automatic DC calibration that will be used. The BCn bits should be set to ‘1’ if a bridged output stage is being used. The BCn bits should be cleared to ‘0’ if a single ended output stage is being used. The BCn bits work in conjunction with the DCB bit. When DCB is set to '1', the BCn bits should be set to '1'. When DCB is cleared to '0', the BCn bits should be cleared to '0'. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |