Electronic Components Datasheet Search
  English  ▼

X  

TCD6000 Datasheet(PDF) 29 Page - Tripath Technology Inc.

Part # TCD6000
Description  6 CHANNEL CLASS-T DIGITAL AUDIO PROCESSOR USING DIGITAL POWER PROCESSINGTM TECHNOLOGY
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TRIPATH [Tripath Technology Inc.]
Direct Link  http://www.etelos.com/
Logo TRIPATH - Tripath Technology Inc.

TCD6000 Datasheet(HTML) 29 Page - Tripath Technology Inc.

Back Button TCD6000 Datasheet HTML 25Page - Tripath Technology Inc. TCD6000 Datasheet HTML 26Page - Tripath Technology Inc. TCD6000 Datasheet HTML 27Page - Tripath Technology Inc. TCD6000 Datasheet HTML 28Page - Tripath Technology Inc. TCD6000 Datasheet HTML 29Page - Tripath Technology Inc. TCD6000 Datasheet HTML 30Page - Tripath Technology Inc. TCD6000 Datasheet HTML 31Page - Tripath Technology Inc. TCD6000 Datasheet HTML 32Page - Tripath Technology Inc. TCD6000 Datasheet HTML 33Page - Tripath Technology Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 36 page
background image
Tripath Technology, Inc. – Preliminary Technical Information
29
TCD6000 – Rev. 1.0/09.04
When the GNn control bits are cleared to ‘0’, the TCD6000 operates in low post-gain mode. In this mode,
the noise floor is lowered but the system may not be able to obtain the maximum power output from the
power stage. When the GNn control bits are set to ‘1’, the TCD6000 operates in high post-gain mode. In this
mode, gain is increased by 25%. The system will now be able to obtain the maximum power output from the
power stage but the noise floor will have increased accordingly.
B Cal Control
Addr
Register Name
D7
D6
D5
D4
D3
D2
D1
D0
7Dh
Force Offset and B Cal Control
0
BC6
BC5
BC4
BC3
BC2
BC1
0
Default
0
0
0
0
0
0
0
0
The BCn control bits control the method of automatic DC calibration that will be used. The BCn bits should
be set to ‘1’ if a bridged output stage is being used. The BCn bits should be cleared to ‘0’ if a single ended
output stage is being used. The BCn bits work in conjunction with the DCB bit. When DCB is set to '1', the
BCn bits should be set to '1'. When DCB is cleared to '0', the BCn bits should be cleared to '0'.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com