Electronic Components Datasheet Search
  English  ▼

X  

STA1295 Datasheet(PDF) 53 Page - STMicroelectronics

Part # STA1295
Description  Accordo5 - Automotive infotainment processors for display audio and cluster applications
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA1295 Datasheet(HTML) 53 Page - STMicroelectronics

Back Button STA1295 Datasheet HTML 49Page - STMicroelectronics STA1295 Datasheet HTML 50Page - STMicroelectronics STA1295 Datasheet HTML 51Page - STMicroelectronics STA1295 Datasheet HTML 52Page - STMicroelectronics STA1295 Datasheet HTML 53Page - STMicroelectronics STA1295 Datasheet HTML 54Page - STMicroelectronics STA1295 Datasheet HTML 55Page - STMicroelectronics STA1295 Datasheet HTML 56Page - STMicroelectronics STA1295 Datasheet HTML 57Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 109 page
background image
DS12586 Rev 5
53/109
STA1295, STA1275
Package pinouts and signal description
106
DDR_DQ12
—
K5
I/O
DDR_VIO Data line 12
DDR_DQ11
—
J5
I/O
DDR_VIO Data line 11
DDR_DQ10
—
J2
I/O
DDR_VIO Data line 10
DDR_DQ9
—
J3
I/O
DDR_VIO Data line 9
DDR_DQ8
—
J4
I/O
DDR_VIO Data line 8
DDR_DQ7
—
P4
I/O
DDR_VIO Data line 7
DDR_DQ6
—
P3
I/O
DDR_VIO Data line 6
DDR_DQ5
—
P2
I/O
DDR_VIO Data line 5
DDR_DQ4
—
N5
I/O
DDR_VIO Data line 4
DDR_DQ3
—
M5
I/O
DDR_VIO Data line 3
DDR_DQ2
—
M4
I/O
DDR_VIO Data line 2
DDR_DQ1
—
M3
I/O
DDR_VIO Data line 1
DDR_DQ0
—
M2
I/O
DDR_VIO Data line 0
DDR_CKE0
—
U2
O
DDR_VIO Clock enable rank 0
DDR_CKE1
—
U3
O
DDR_VIO Clock enable rank 1
DDR_CK
—
W1
O
DDR_VIO Clock
DDR_CKn
—
W2
O
DDR_VIO Inverted Clock
DDR_ODT0
—
T2
O
DDR_VIO Data termination enable rank 0
DDR_ODT1
—
T3
O
DDR_VIO Data termination enable rank 1
DDR_BA2
—
U4
O
DDR_VIO Bank address 2
DDR_BA1
—
V3
O
DDR_VIO Bank address 1
DDR_BA0
—
V2
O
DDR_VIO Bank address 0
DDR_CS0n
—
R4
O
DDR_VIO Chip select rank 0
DDR_CS1n
—
R5
O
DDR_VIO Chip select rank 1
DDR_DM3
—
W8
O
DDR_VIO Data mask byte 3
DDR_DM2
—
W11
O
DDR_VIO Data mask byte 2
DDR_DM1
—
L2
O
DDR_VIO Data mask byte 1
DDR_DM0
—
P5
O
DDR_VIO Data mask byte 0
DDR_DQS0
—
N1
O
DDR_VIO Data strobe byte 0
DDR_DQS0n
—
N2
I/O
DDR_VIO Inverted data strobe byte 0
DDR_DQS1
—
K2
I/O
DDR_VIO Data strobe byte 1
DDR_DQS1n
—
K1
I/O
DDR_VIO Inverted data strobe byte 1
DDR_DQS2
—
AC10
I/O
DDR_VIO Data strobe byte 2
DDR_DQS2n
—
AB10
I/O
DDR_VIO Inverted data Strobe byte 2
Table 26. Memory signals (continued)
Name
GPIOs
BALLs DIR
Power
domain
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com