STA1295 datasheet(98/109 Pages) STMICROELECTRONICS

98 / 109 page

Electrical characteristics

STA1295, STA1275

98/109

DS12586 Rev 5

4.14.4

LCD interface timing

The following tables provide the timings for LCD interface.

The launching edge is programmable: the edge should be chosen in such a way that

capturing occurs on the clock edge opposite to the launching edge.

Timings are provided taking the active edge at SoC side as reference.

4.14.5

VIP interface timing

The following table provides the timings for VIP interface.

Table 60. SQIO

Type

Symbol

Min Max Unit Load

Notes

Clock

CLK freq

—

125 MHz 25 pF

—

CLK period

—

25 pF

CLK duty cycle

—

Input

TIS

—

TIH

—

Output Todly

-1

25 pF

Table 61. LCD - Single display

Type

Symbol

Min

Max Unit

Load

Notes

Clock

Display CLK freq

—

156

MHz 25 pF

—

Display CLK period

6.41

—

25 pF

Display CLK duty cycle

—

Pixel CLK freq

—

156

MHz 25 pF

Pixel CLK period

6.41

—

25 pF

Pixel CLK duty cycle

—

Output Todly

-0.72

25 pF

Table 62. LCD - Dual display with edge shift (valid for each display output)

Type

Symbol

Min

Max

Unit

Load

Notes

Clock

Display CLK freq

—

44.55 MHz 25 pF

—

Display CLK period

22.45

—

25 pF

Display CLK duty cycle

—

Pixel CLK freq

—

89.1

MHz 25 pF

Pixel CLK period

11.22

—

25 pF

Pixel CLK duty cycle

—

Output Todly

-2.5

3.5

25 pF

STA1295 Datasheet(PDF) 98 Page - STMicroelectronics

STA1295 Datasheet(HTML) 98 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL