Electronic Components Datasheet Search
  English  ▼

X  

STA1295 Datasheet(PDF) 97 Page - STMicroelectronics

Part # STA1295
Description  Accordo5 - Automotive infotainment processors for display audio and cluster applications
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA1295 Datasheet(HTML) 97 Page - STMicroelectronics

Back Button STA1295 Datasheet HTML 93Page - STMicroelectronics STA1295 Datasheet HTML 94Page - STMicroelectronics STA1295 Datasheet HTML 95Page - STMicroelectronics STA1295 Datasheet HTML 96Page - STMicroelectronics STA1295 Datasheet HTML 97Page - STMicroelectronics STA1295 Datasheet HTML 98Page - STMicroelectronics STA1295 Datasheet HTML 99Page - STMicroelectronics STA1295 Datasheet HTML 100Page - STMicroelectronics STA1295 Datasheet HTML 101Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 109 page
background image
DS12586 Rev 5
97/109
STA1295, STA1275
Electrical characteristics
106
4.14.2
SDMMC1/2 interface timing
The following tables provide the timings for SDMMC1/2 interface.
Launching and capturing clock edges are as per standard. This means: in Default Speed
mode, launching occurs on falling clock edges and capturing occurs on rising clock edges.
In High Speed mode, launching and capturing both occur on rising clock edges.
Timings are provided taking the active edge at SoC side as reference.
4.14.3
SQIO interface timing
The following table provides the timings for SQIO interface.
Launching occurs on falling clock edge, capturing occurs on rising clock edge.
Timings are provided taking the active edge at SoC side as reference.
Table 58. Normal Speed (JEDEC); Default Speed (SD); UHS- I SDR12 (SD)
Type
Symbol
Min Max Unit Load
Notes
Clock
CLK freq
—
26
MHz 33 pF
IP can run up to 26 MHz. For SD modes, setting
of 24 MHz is recommended to meet typical
external component limitations (25 MHz).
CLK period
38.4
—
ns
33 pF
—
CLK duty cycle
40
60
%
—
Input
TIS
2
—
ns
—
6 ns in case internal clocking mode is used (no
feedback clock)
TIH
2.5
—
ns
—
—
Output Todly
0
13.7
ns
33 pF
Table 59. High Speed SDR (JEDEC); High Speed (SD); UHS- I SDR25 (SD)
Type
Symbol
Min Max Unit Load
Notes
Clock
CLK freq
—
52
MHz 33 pF
IP can run up to 52 MHz. Setting of 48 MHz is
recommended to meet typical external
component limitations (50 MHz).
CLK period
19.2
—
ns
33 pF
—
CLK duty cycle
30
70
%
—
Input
TIS
2
—
ns
—
TIH
2.5
—
ns
—
Output Todly
2.2
13
ns
33 pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com