STA1295 datasheet(99/109 Pages) STMICROELECTRONICS

99 / 109 page

DS12586 Rev 5

99/109

STA1295, STA1275

Electrical characteristics

106

The capturing edge is programmable and should be chosen to be the one opposite to the

launching edge of external device.

Timings are provided taking the active edge at SoC side as reference.

4.14.6

SPI interface timing

The following tables provide the timings for SSP interface.

The clock and data alignment is configurable depending on the frame format that is

selected; data is assumed to always be captured on the clock edge opposite to the

launching edge.

Timings are provided taking the active edges (capture edge for inputs and launching edge

for outputs) at SoC side as reference.

Table 63. VIP timing

Type

Symbol

Min Max Unit Load

Notes

Clock

CLK freq

—

MHz

—

CLK period

16.7

—

CLK duty cycle

—

Input

TIS

—

TIH

0.5

—

Table 64. SSP - SPI (master)

Type

Symbol

Min Max Unit Load

Notes

Clock

CLK freq

—

MHz 25 pF

—

CLK period

19.2

—

25 pF

CLK duty cycle

—

Input

TIS

—

TIH

—

Output Todly

-2

25 pF

Table 65. SSP- SPI (slave)

Type

Symbol

Min Max Unit Load

Notes

Clock

CLK freq

—

MHz 25 pF

—

CLK period

83.3

—

25 pF

CLK duty cycle

—

Input

TIS

—

TIH

—

Output Todly

25 pF

STA1295 Datasheet(PDF) 99 Page - STMicroelectronics

STA1295 Datasheet(HTML) 99 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL