| Electronic Components Datasheet Search |
|
CS43131 Datasheet(PDF) 7 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS43131 Datasheet(HTML) 7 Page - Cirrus Logic |
|
7 / 156 page ![]() DS1155F1 7 CS43131 1.3 Pin Descriptions VCP 25 D2 N/A I Charge Pump Supply. Provides charge pump voltage to the headphone Class H analog output circuit. —— — VP 26 D1 N/A I Battery supply. Provides voltage to the headphone Class H circuit. —— — GNDD 35 C3 N/A I Digital and I/O Ground. Ground for the I/O and core logic. GNDA, GNDCP, and GNDD must be connected to a common ground area under the chip. —— — GNDA 8 E5 N/A I Analog Ground. Ground reference for the internal analog section. GNDA, GNDCP, and GNDD must be connected to a common ground area under the chip. —— — GNDCP 19 F2 N/A I Charge Pump Ground. Ground reference for the charge pump section. GNDA, GNDCP, and GNDD must be connected to a common ground area under the chip. —— — VCP_FILT+ VCP_FILT– 21 18 E2 G2 VCP/ VP 1 I/O Inverting Charge Pump Filter Connection. Power supply from the inverting charge pump that provides the positive/negative rail for the analog output. When operating in external VCP_FILT mode, these pins can directly take in supply voltage. —— — –VA 9 E6 VA O VA Negative Charge Pump Output. Negative charge pump output for DAC rail. It is derived from VA. —— — FLYP_VA FLYN_VA 10 11 F6 G6 VA O –VA Charge Pump Cap Positive/Negative Node. Positive/ negative nodes for the DAC negative charge pump’s flying capacitor. —— — FLYP_VCP 24 E1 VCP/ VP 1 O –VCP Charge Pump Cap Positive Node. Positive node for the analog output negative charge pump’s flying capacitor. —— — FLYC_VCP 23 F1 VCP/ VP 1 O –VCP Charge Pump Cap Center Node. Center node for the analog output negative charge pump’s flying capacitor. —— — FLYN_VCP 20 G1 VCP_ FILT± O –VCP Charge Pump Cap Negative Node. Negative node for the analog output negative charge pump’s flying capacitor. —— — TSO 3 B6 N/A I/O Test Output. —— — TSI — D3, F5 Test Input. —— — 1.The power supply is determined by ADPT_PWR setting (see Section 4.3.1). VP is used if ADPT_PWR = 001 (VP_LDO Mode) or when necessary for ADPTPWR = 111 (Adapt-to-Signal Mode). Table 1-1. Pin Descriptions (Cont.) Pin Name QFN Pin # WLCSP Ball Power Supply I/O Pin Description Internal Connection Digital I/O Driver Digital I/O Receiver Ground Charge Pump Test |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |