Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AM85C30 Datasheet(PDF) 59 Page - Advanced Micro Devices

Part # AM85C30
Description  Enhanced Serial Communications Controller
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM85C30 Datasheet(HTML) 59 Page - Advanced Micro Devices

Back Button AM85C30 Datasheet HTML 55Page - Advanced Micro Devices AM85C30 Datasheet HTML 56Page - Advanced Micro Devices AM85C30 Datasheet HTML 57Page - Advanced Micro Devices AM85C30 Datasheet HTML 58Page - Advanced Micro Devices AM85C30 Datasheet HTML 59Page - Advanced Micro Devices AM85C30 Datasheet HTML 60Page - Advanced Micro Devices AM85C30 Datasheet HTML 61Page - Advanced Micro Devices AM85C30 Datasheet HTML 62Page - Advanced Micro Devices AM85C30 Datasheet HTML 63Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 68 page
background image
A M E N D M E N T
AMD
6
Am85C30
SWITCHING CHARACTERISTICS over COMMERCIAL operating range (continued)
Read and Write Timing (see Figure 21)
1
TwPCI
PCLK Low Width
50
2000
40
2000
26
2000
22
2000
ns
2
TwPCh
PCLK High Width
50
2000
40
2000
26
2000
22
2000
ns
3
TfPC
PCLK Fall Time
15
12
8
5
ns
4
TrPC
PCLK Rise Time
15
12
8
5
ns
5
TcPC
PCLK Cycle Time
122
4000
100
4000
61
4000
50
2000
ns
6
TsA(WR)
Address to
WR
↓ Setup Time
70
50
35
30
ns
7
ThA(WR)
Address to
WR
↑ Hold Time
0000
ns
8
TsA(RD)
Address to
RD
↓ Setup Time
70
50
35
30
ns
9
ThA(RD)
Address to
RD
↑ Hold Time
0000
ns
10
TsIA(PC)
I
NTACK to PCLK
↑ Setup Time
20
20
15
15
ns
11
TsIA(WR)
INTACK to WR
↓ Setup Time
145
120
70
65
ns
(Note 1)
12
ThIA(WR)
INTACK to WR
↑ Hold Time
0000
ns
13
TsIA(RD)
INTACK to RD
↓ Setup Time
145
120
70
65
ns
(Note 1)
14
ThIAi(RD)
INTACK to RD
↑ Hold Time
0000
ns
15
ThIA(PC)
INTACK to PCLK
↑ Hold Time
40
30
15
15
ns
16
TsCEI(WR)
CE Low to WR
↓ Setup Time
0000
ns
17
ThCE(WR)
CE to WR
↑ Hold Time
0000
ns
18
TsCEh(WR)
CE High to WR
↓ Setup Time
60
50
30
25
ns
19
TsCEI(RD)
CE Low to RD
↓ Setup Time
0000
ns
(Note 1)
20
ThCE(RD)
CE to RD
↑ Hold Time (Note1)
0000
ns
21
TsCEh(RD)
CE High to RD
↓ Setup Time
60
50
30
25
ns
(Note 1)
22
TwRDI
RD Low Width (Note 1)
150
125
75
65
ns
23
TdRD(DRA)
RD
↓ to Read Data Active Delay
0000
ns
24
TdRDr(DR)
RD
↑ to Read Data Not Valid Delay
0000
ns
25
TdRDf(DR)
RD
↓ to Read Data Valid Delay
140
120
70
65
ns
26
TdRD(DRz)
RD
↑ to Read Data Float Delay
40
35
20
20
ns
(Note 2)
Notes:
1. Parameter does not apply to Interrupt Acknowledge transactions.
2. Float delay is defined as the time at which the data bus is released from its drive state with a maximum DC load and
minimum AC load.
No.
Parameter
Symbol
Parameter
Description
10 MHz
20 MHz
Min
Max
Min
Max Unit
8.192 MHz
Min
Max
Min
Max
16.384 MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com