Electronic Components Datasheet Search
  English  ▼

X  

DA7212 Datasheet(PDF) 40 Page - Renesas Technology Corp

Part # DA7212
Description  Ultra-Low Power Stereo Codec
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

DA7212 Datasheet(HTML) 40 Page - Renesas Technology Corp

Back Button DA7212 Datasheet HTML 36Page - Renesas Technology Corp DA7212 Datasheet HTML 37Page - Renesas Technology Corp DA7212 Datasheet HTML 38Page - Renesas Technology Corp DA7212 Datasheet HTML 39Page - Renesas Technology Corp DA7212 Datasheet HTML 40Page - Renesas Technology Corp DA7212 Datasheet HTML 41Page - Renesas Technology Corp DA7212 Datasheet HTML 42Page - Renesas Technology Corp DA7212 Datasheet HTML 43Page - Renesas Technology Corp DA7212 Datasheet HTML 44Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 136 page
background image
DA7212
Ultra-Low Power Stereo Codec
Datasheet
Revision 3.5
05-Jan-2022
CFR0011-120-00
40 of 135
© 2022 Renesas Electronics
Table 28: CP_THRESH_VDD2 settings in signal size mode (CP_MCHANGE = 11)
CP_THRESH_VDD2 setting
Approximate switching
point (Note 14)
Notes
0x00
Never
Not recommended. Always VDD/1 mode
0x01
Never
Not recommended. Always VDD/1 mode
0x02
-32 dBFS
Not recommended. Very power-inefficient as
nearly always VDD/1
0x03
-24 dBFS
Good to use
0x04
-20 dBFS
Good to use
0x05
-17 dBFS
Good to use
0x06
-15 dBFS
Recommended setting
0x07
-13 dBFS
Good to use
0x08
-12 dBFS
Good to use
0x09
-11 dBFS
Good to use
0x0A
-10 dBFS
Good to use
0x0B
-9 dBFS
Not recommended. VDD/2 begins to clip
0x0C
Never
Not recommended. Always VDD/2 mode
0x0D
Never
Not recommended. Always VDD/2 mode
0x0E
Never
Not recommended. Always VDD/2 mode
0x0F
Never
Not recommended. Always VDD/2 mode
Note 14 Full Scale (FS) = 1.6 * VDD_A
13.16 Charge Pump Clock Control
The charge pump on DA7212 requires two clocks (cp_clk and cp_clk2). The cp_clk2 clock runs at a
slower frequency than cp_clk. It is cp_clk that actually clocks the charge pump.
To prevent the clocks stopping in an unknown state, there are always two pulses on cp_clk for every
one pulse of cp_clk2. This is illustrated in Figure 12.
cp_clk
clk
cp_clk2
Figure 12: Input (clk) and output clocks (cp_clk and cp_clk2) at CP_FCONTROL = 010
When CP_ANALOGUE_LVL = 00 (‘No feedback’ – see Section 13.17 for more details), the charge
pump’s nominal clock rate cp_clk is controlled by CP_FCONTROL, providing a range from 1 MHz
(CP_FCONTROL = 000) down to 63 kHz (CP_FCONTROL = 100). With the slower clock rates,
quiescent power consumption is lower but the trade-off is a reduced load current, and slower
changes to the voltage.
Section 13.17 describes how quiescent power and load current can be varied according to demand.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com