Electronic Components Datasheet Search
  English  ▼

X  

PCAL9714 Datasheet(PDF) 41 Page - NXP Semiconductors

Part # PCAL9714
Description  Ultra low-voltage translating 14-bit SPI I/O expander with Agile I/O features, interrupt output, and reset
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCAL9714 Datasheet(HTML) 41 Page - NXP Semiconductors

Back Button PCAL9714 Datasheet HTML 37Page - NXP Semiconductors PCAL9714 Datasheet HTML 38Page - NXP Semiconductors PCAL9714 Datasheet HTML 39Page - NXP Semiconductors PCAL9714 Datasheet HTML 40Page - NXP Semiconductors PCAL9714 Datasheet HTML 41Page - NXP Semiconductors PCAL9714 Datasheet HTML 42Page - NXP Semiconductors PCAL9714 Datasheet HTML 43Page - NXP Semiconductors PCAL9714 Datasheet HTML 44Page - NXP Semiconductors PCAL9714 Datasheet HTML 45Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 56 page
background image
NXP Semiconductors
PCAL9714
Ultra low-voltage translating 14-bit SPI I/O expander with Agile I/O features, interrupt output, and
reset
12 Dynamic characteristics
Guaranteed by design; over recommended operating free air temperature range, unless otherwise specified. See Figure 32
Conditions
VDD(SPI) ≤ 1.65 V
VDD(SPI) ≤ 5.5 V
Symbol
Parameter
Min
Max
Min
Max
Unit
fSCLK
maximum input clock frequency
-
2
-
5
MHz
tLOW
LOW period of the SCLK clock
250
-
100
-
ns
tHIGH
HIGH period of the SCLK clock
250
-
100
-
ns
tDS
SDIN to SCLK set-up time
20
-
20
-
ns
tDH
SDIN to SCLK hold time
30
-
30
-
ns
tCSS
CSn to SCLK rise set-up time
100
-
100
-
ns
tCS_HI
minimum CSn deasserted HIGH
time
200
-
200
-
ns
tCSH
SCLK fall to CSn deasserted
hold time
20
-
20
-
ns
tDIS(SDOUT)
SDOUT disable time
CL = 100 pF
-
150
-
150
ns
tV(SDOUT)
SDOUT valid time
CL = 100 pF
-
200
-
200
ns
Table 50. SPI bus interface timing requirements
SCLK
tLOW tHIGH
1 / fSCLK
tCSS
CS
tDS tDH
D23
D22
D21
SDI
D2
D1
D0
tCSH tCS_HI
D23
aaa-009240
Figure 31. Definition of timing
Over recommended operating free air temperature range, unless otherwise specified. See Figure 34.
SPI bus
Symbol
Parameter
Conditions
Min
Max
Unit
tw(rst)
reset pulse width
150
-
ns
trec(rst)
reset recovery time
500
-
ns
trst
reset time
[1]
600
-
ns
Table 51. Reset timing requirements
[1]
Minimum time for SDOUT to become HIGH.
PCAL9714
All information provided in this document is subject to legal disclaimers.
© 2023 NXP B.V. All rights reserved.
Product data sheet
Rev. 1.0 — 1 May 2023
41 / 56



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com