| Electronic Components Datasheet Search |
|
DP83255AVF Datasheet(PDF) 33 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP83255AVF Datasheet(HTML) 33 Page - National Semiconductor (TI) |
|
33 / 96 page ![]() 50 Registers (Continued) CURRENT RECEIVE STATE REGISTER (CRSR) (Continued) Bit Symbol Description D5 RES RESERVED Reserved for future use The reserved bit is set to 0 Note Users are discouraged from using this bit An attempt to write into this bit will cause the PLAYER device to ignore the CBUS write cycle and set the Control Bus Write Command Reject bit (CCR) of the Interrupt Condition Register (ICR) to 1 D6 RES RESERVED Reserved for future use The reserved bit is set to 0 Note Users are discouraged from using this bit An attempt to write into this bit will cause the PLAYER device to ignore the CBUS write cycle and set the Control Bus Write Command Reject bit (CCR) of the Interrupt Condition Register (ICR) to 1 D7 RES RESERVED Reserved for future use The reserved bit is set to 0 Note Users are discouraged from using this bit An attempt to write into this bit will cause the PLAYER device to ignore the CBUS write cycle and set the Control Bus Write Command Reject bit (CCR) of the Interrupt Condition Register (ICR) to 1 33 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |