| Electronic Components Datasheet Search |
|
DSP56721 Datasheet(PDF) 21 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
DSP56721 Datasheet(HTML) 21 Page - NXP Semiconductors |
|
21 / 54 page ![]() Symphony™ DSP56720/DSP56721 Multi-Core Audio Processors, Rev. 5 Freescale Semiconductor 21 Figure 15. SPI Master Timing Diagram (CPHA = 0) 41 HREQ in deassertion to last SCK sampling edge (HREQ in set-up time) (CPHA = 1) Master — — 0 — ns 42 First SCK edge to HREQ in not asserted (HREQ in hold time) Master — — 0 — ns 43 HREQ assertion width Master — 3.0 × TC 15 — ns Notes: 1.VCORE_VDD = 1.0± 0.10 V; TJ = –40°C to 100°C; CL = 50 pF. 2. Pejriodically sampled, not 100% tested. 3. All times assume noise free inputs. 4. All times assume internal clock frequency of 200 MHz. 5. SHI_1 specs match those of SHI. Table 8. Serial Host Interface SPI Protocol Timing Parameters (Continued) No. Characteristics1,3,4 Mode Filter Mode Expression Min Max Unit SS (Input) SCK (CPOL = 0) (Output) SCK (CPOL = 1) (Output) MISO (Input) MOSI (Output) HREQ (Input) 23 24 25 26 26 23 26 26 25 24 29 30 30 29 33 34 42 40 43 MSB LSB LSB Valid MSB Valid |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |