| Electronic Components Datasheet Search |
|
7K6000 Datasheet(PDF) 49 Page - Western Digital Corporation or its affiliates. |
|
|
|||||||||||||||||||||||||||||
7K6000 Datasheet(HTML) 49 Page - Western Digital Corporation or its affiliates. |
|
49 / 274 page ![]() 49 HGST Hard Disk Drive Specification 8.4 Cylinder Low Register This register contains the low order bits of the starting cylinder address for any disk access. At the end of the command, this register is updated to reflect the current cylinder number. In LBA Mode this register contains Bits 8-15. At the end of the command, this register is updated to reflect the current LBA Bits 8-15. The cylinder number may be from zero to the number of cylinders minus one. When 48- bit addressing commands are used, the “most recently written” content contains LBA Bits 8-15, and the “previous content” contains Bits 32-39. 8.5 Device Control Register Device Control Register 7 6 5 4 3 2 1 0 HOB - - - 1 SRST -IEN 0 Table 28 Device Control Register Bit Definitions HOB HOB (high order byte) is defined by the 48-bit Address feature set. A write to any Command Register shall clear the HOB bit to zero. SRST (RST) Software Reset. The device is held reset when RST=1. Setting RST=0 re-enables the device. The host must set RST=1 and wait for at least 5 microseconds before setting RST=0, to ensure that the device recognizes the reset. -IEN Interrupt Enable. When –IEN=0, and the device is selected, device interrupts to the host will be enabled. When –IEN=1, or the device is not selected, device interrupts to the host will be disabled. 8.6 Device/Head Register Device/Head Register 7 6 5 4 3 2 1 0 1 L 1 DRV HS3 HS2 HS1 HS0 Table 29 Device/Head Register This register contains the device and head numbers. Bit Definitions L Binary encoded address mode select. When L=0, addressing is by CHS mode. When L=1, addressing is by LBA mode. DRV Device. This product ignores this bit. HS3,HS2,HS1,HS0 Head Select. These four bits indicate binary encoded address of the head. HS0 is the least significant bit. At command completion, these bits are updated to reflect the currently selected head. The head number may be from zero to the number of heads minus one. In LBA mode, HS3 through HS0 contain bits 24-27 of the LBA. At command completion, these bits are updated to reflect the current LBA bits 24-27. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |