| Electronic Components Datasheet Search |
|
S71GS256 Datasheet(PDF) 120 Page - SPANSION |
|
|
|||||||||||||||||||||||||||||
S71GS256 Datasheet(HTML) 120 Page - SPANSION |
|
120 / 195 page ![]() 120 CellularRAM Type 2 cellRAM_00_A0 October 4, 2004 Advan ce In form ati o n Output Impedance (BCR[5:4]): Default = Outputs Use Full Drive Strength The output driver strength can be altered to full, one-half, or one-quarter strength to adjust for different data bus loading scenarios. The reduced-strength options are intended for stacked chip (Flash + CellularRAM) environments when there is a dedicated memory bus. The reduced-drive-strength option minimizes the noise generated on the data bus during READ operations. Normal output drive strength should be selected when using a discrete CellularRAM device in a more heavily loaded data bus environment. Outputs are configured at full drive strength during testing. WAIT Configuration (BCR[8]): Default = WAIT Transitions One Clock Before Data Valid/Invalid The WAIT configuration bit is used to determine when WAIT transitions between the asserted and the de-asserted state with respect to valid data presented on the data bus. The memory controller will use the WAIT signal to coordinate data transfer during synchronous READ and WRITE operations. When BCR[8] = 0, data will be valid or invalid on the clock edge immediately after WAIT transitions to the de-asserted or asserted state, respectively (Figure 33 and Figure 35). When A8 = 1, the WAIT signal transitions one clock period prior to the data bus going valid or invalid (Figure 34). WAIT Polarity (BCR[10]): Default = WAIT Active HIGH The WAIT polarity bit indicates whether an asserted WAIT output should be HIGH or LOW. This bit will determine whether the WAIT signal requires a pull-up or pull- down resistor to maintain the de-asserted state. Table 20. Output Impedance BCR[5] BCR[4] DRIVE STRENGTH 00 Full 01 1/2 10 1/4 11 Reserved Note: Data valid/invalid immediately after WAIT transitions (BCR[8] = 0). See Figure 35. Figure 33. WAIT Configuration (BCR[8] = 0) Data[0] Data[1] High-Z CLK WAIT DQ[15:0] Data immediately valid (or invalid) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |