Electronic Components Datasheet Search
  English  ▼

X  

S71GS256 Datasheet(PDF) 120 Page - SPANSION

Part # S71GS256
Description  128N based MCPs
PDF  195 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SPANSION [SPANSION]
Direct Link  http://www.spansion.com
Logo SPANSION - SPANSION

S71GS256 Datasheet(HTML) 120 Page - SPANSION

Back Button S71GS256 Datasheet HTML 116Page - SPANSION S71GS256 Datasheet HTML 117Page - SPANSION S71GS256 Datasheet HTML 118Page - SPANSION S71GS256 Datasheet HTML 119Page - SPANSION S71GS256 Datasheet HTML 120Page - SPANSION S71GS256 Datasheet HTML 121Page - SPANSION S71GS256 Datasheet HTML 122Page - SPANSION S71GS256 Datasheet HTML 123Page - SPANSION S71GS256 Datasheet HTML 124Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 120 / 195 page
background image
120
CellularRAM Type 2
cellRAM_00_A0 October 4, 2004
Advan ce
In form ati o n
Output Impedance (BCR[5:4]): Default = Outputs Use Full Drive
Strength
The output driver strength can be altered to full, one-half, or one-quarter
strength to adjust for different data bus loading scenarios. The reduced-strength
options are intended for stacked chip (Flash + CellularRAM) environments when
there is a dedicated memory bus. The reduced-drive-strength option minimizes
the noise generated on the data bus during READ operations. Normal output drive
strength should be selected when using a discrete CellularRAM device in a more
heavily loaded data bus environment. Outputs are configured at full drive
strength during testing.
WAIT Configuration (BCR[8]): Default = WAIT Transitions One
Clock Before Data Valid/Invalid
The WAIT configuration bit is used to determine when WAIT transitions between
the asserted and the de-asserted state with respect to valid data presented on
the data bus. The memory controller will use the WAIT signal to coordinate data
transfer during synchronous READ and WRITE operations. When BCR[8] = 0,
data will be valid or invalid on the clock edge immediately after WAIT transitions
to the de-asserted or asserted state, respectively (Figure 33 and Figure 35).
When A8 = 1, the WAIT signal transitions one clock period prior to the data bus
going valid or invalid (Figure 34).
WAIT Polarity (BCR[10]): Default = WAIT Active HIGH
The WAIT polarity bit indicates whether an asserted WAIT output should be HIGH
or LOW. This bit will determine whether the WAIT signal requires a pull-up or pull-
down resistor to maintain the de-asserted state.
Table 20. Output Impedance
BCR[5]
BCR[4]
DRIVE STRENGTH
00
Full
01
1/2
10
1/4
11
Reserved
Note: Data valid/invalid immediately after WAIT transitions (BCR[8] = 0). See Figure 35.
Figure 33. WAIT Configuration (BCR[8] = 0)
Data[0]
Data[1]
High-Z
CLK
WAIT
DQ[15:0]
Data immediately valid (or invalid)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com