Electronic Components Datasheet Search
  English  ▼

X  

S71GS256 Datasheet(PDF) 172 Page - SPANSION

Part # S71GS256
Description  128N based MCPs
PDF  195 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SPANSION [SPANSION]
Direct Link  http://www.spansion.com
Logo SPANSION - SPANSION

S71GS256 Datasheet(HTML) 172 Page - SPANSION

Back Button S71GS256 Datasheet HTML 168Page - SPANSION S71GS256 Datasheet HTML 169Page - SPANSION S71GS256 Datasheet HTML 170Page - SPANSION S71GS256 Datasheet HTML 171Page - SPANSION S71GS256 Datasheet HTML 172Page - SPANSION S71GS256 Datasheet HTML 173Page - SPANSION S71GS256 Datasheet HTML 174Page - SPANSION S71GS256 Datasheet HTML 175Page - SPANSION S71GS256 Datasheet HTML 176Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 172 / 195 page
background image
172
CellularRAM Type 2
cellRAM_00_A0 October 4, 2004
Advan ce
In form ati o n
Page Mode READ Operation
When a CellularRAM device is configured for page mode operation, the address
inputs are used to accelerate read accesses and cannot be used by the on-chip
circuitry to schedule refresh. If CE# is LOW longer than the tCEM maximum time
of 4µs during a READ operation, the system must allow tAA (not tAPA, as would
otherwise be expected) for all subsequent intrapage accesses until CE# goes
HIGH.
Burst-Mode Operation
When configured for burst-mode operation, it is necessary to allow the device to
perform a refresh within any 4µs window. One of two conditions will enable the
device to schedule a refresh within 4µs. The first condition is when all burst op-
erations complete within 4µs. A burst completes when the CE# signal is
registered HIGH on a rising clock edge. The second condition that allows a refresh
is when a burst access crosses a row boundary. The row-boundary crossing
causes WAIT to be asserted while the next row is accessed and enables the
scheduling of refresh.
Summary
CellularRAM products are designed to ensure that any possible asynchronous tim-
ings do not cause data corruption due to lack of refresh. Slow bus timings on
asynchronous WRITE operations require that tWP and tDW be lengthened. Slow
bus timings during asynchronous page READ operations cause the next intrapage
READ data to be delayed to tAA.
Burst mode timings must allow the device to perform a refresh within any 4µs
period. A burst operation must either complete (CE# registered HIGH) or cross a
row boundary within 4µs to ensure successful refresh scheduling. These timing
requirements are likely to have little or no impact when interfacing a CellularRAM
device with a low-speed memory bus.
Figure 63. Extended WRITE Operation
tCEM or tTM > 4µs
tWP > tWC (MIN)
tDW > tWC (MIN)
ADDRESS
CE#
LB#/UB#
WE#
DATA-IN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com