LP5860 datasheet(20/71 Pages) TI

20 / 71 page

Table 8-5. Interface Selection (continued)

INTERFACE TYPE

ENTRY CONDITION

SPI

IFS = High

I2C Interface

The LP5861T is compatible with I2C standard specification. The device supports both fast mode (400-KHz

maximum) and fast plus mode (1-MHz maximum).

I2C Data Transactions

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of

the data line can only be changed when clock signal is LOW. START and STOP conditions classify the beginning

and the end of the data transfer session. A START condition is defined as the SDA signal transitioning from

HIGH to LOW while SCL line is HIGH. A STOP condition is defined as the SDA transitioning from LOW to HIGH

while SCL is HIGH. The bus leader always generates START and STOP conditions. The bus is considered to

be busy after a START condition and free after a STOP condition. During data transmission, the bus leader can

generate repeated START conditions. First START and repeated START conditions are functionally equivalent.

Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated

by the leader. The leader releases the SDA line (HIGH) during the acknowledge clock pulse. The device pulls

down the SDA line during the 9th clock pulse, signifying an acknowledge. The device generates an acknowledge

after each byte has been received.

There is one exception to the acknowledge after every byte rule. When the leader is the receiver, it must indicate

to the transmitter an end of data by not acknowledging (negative acknowledge) the last byte clocked out of the

follower. This negative acknowledge still includes the acknowledge clock pulse (generated by the leader), but the

SDA line is not pulled down.

I2C Data Format

The address and data bits are transmitted MSB first with 8-bits length format in each cycle. Each transmission

is started with Address Byte 1, which are divided into 5-bits of the chip address, 2 higher bits of the register

address, and 1 read and write bit. The other 8 lower bits of register address are put in Address Byte 2. The

device supports both independent mode and broadcast mode. The auto-increment feature allows writing and

reading several consecutive registers within one transmission. If not consecutive, a new transmission must be

started.

Table 8-6. I2C Data Format

Address Byte1

Chip Address

R/W

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Independent

ADDR1

ADDR0

9th bit

8th bit

R: 1 W: 0

Broadcast

Address Byte 2

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

7th bit

6th bit

5th bit

4th bit

3th bit

2th bit

1th bit

0th bit

SCL

SDA

CA4

CA3

CA2

CA1

CA0

RA9

RA8

ACK

RA7

RA6

RA0

ACK

Address Byte 1

Address Byte 2

RA5

RA4

RA3

RA2

RA1

ACK

Start

Stop

Data Byte 1

Data Byte 2

Figure 8-11. I2C Write Timing

LP5861T

SNVSCE4 – MAY 2023

www.ti.com

Submit Document Feedback

Product Folder Links: LP5861T

LP5860 Datasheet(PDF) 20 Page - Texas Instruments

LP5860 Datasheet(HTML) 20 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datasheet Download

Link URL