Electronic Components Datasheet Search
  English  ▼

X  

UPD17708 Datasheet(PDF) 305 Page - Renesas Technology Corp

Part # UPD17708
Description  MOS INTEGRATED CIRCUIT
PDF  358 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD17708 Datasheet(HTML) 305 Page - Renesas Technology Corp

Back Button UPD17708 Datasheet HTML 301Page - Renesas Technology Corp UPD17708 Datasheet HTML 302Page - Renesas Technology Corp UPD17708 Datasheet HTML 303Page - Renesas Technology Corp UPD17708 Datasheet HTML 304Page - Renesas Technology Corp UPD17708 Datasheet HTML 305Page - Renesas Technology Corp UPD17708 Datasheet HTML 306Page - Renesas Technology Corp UPD17708 Datasheet HTML 307Page - Renesas Technology Corp UPD17708 Datasheet HTML 308Page - Renesas Technology Corp UPD17708 Datasheet HTML 309Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 305 / 358 page
background image
303
µPD17704, 17705, 17707, 17708, 17709
Table 20-2. Status of Each Pin in Halt and Clock Stop Status and Cautions (2/2)
Pin Function
Pin Symbol
Status of Each Pin and Cautions on Processing
Halt status
Clock stop status
External interrupt
INT4-INT0
Current consumption increases due to noise if pin is floated
PLL frequency
VCOL
synthesizer
VCOH
EO0
EO1
Crystal oscillation
XIN
circuit
XOUT
20.6 Device Operation Control Function of CE Pin
The CE pin controls the following functions by the input level and rising edge of the signal input from an external
source.
•
PLL frequency synthesizer
•
Interrupt by falling edge of CE pin
•
Resetting of device
20.6.1 Controlling operation of PLL frequency synthesizer
The PLL frequency synthesizer can operate only when the CE pin is high.
It is automatically disabled when the CE pin is low.
When the synthesizer is disabled, the VCOH and VCOL pins are internally pulled down, and the EO0 and EO1
pins are floated. For details, refer to 17.5 PLL Disabled Status.
The PLL frequency synthesizer can be disabled in software even when the CE pin is high.
20.6.2 Controlling interrupt by falling edge input of CE pin
An interrupt can be generated by the falling edge of the CE pin. For details, refer to 12. INTERRUPTS.
Current consumption increases during PLL
operation.
When PLL is disabled, pin is in following
status:
VCOH, VCOL : internally pulled down
EO1, EO0
: floated
PLL is automatically disabled if CE pin
goes low
PLL is disabled
VCOH, VCOL : internally pulled down
EO1, EO0
: floated
Current consumption changes due to
oscillation waveform of crystal oscillation
circuit.
The higher oscillation amplitude, the lower
current consumption.
Oscillation amplitude must be evaluated
because it is influenced by crystal resonator
or load capacitor used
XIN pin is internally pulled down, and XOUT
pin outputs high level



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com