Electronic Components Datasheet Search
  English  ▼

X  

UPD178024 Datasheet(PDF) 41 Page - Renesas Technology Corp

Part # UPD178024
Description  MOS INTEGRATED CIRCUIT
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD178024 Datasheet(HTML) 41 Page - Renesas Technology Corp

Back Button UPD178024 Datasheet HTML 37Page - Renesas Technology Corp UPD178024 Datasheet HTML 38Page - Renesas Technology Corp UPD178024 Datasheet HTML 39Page - Renesas Technology Corp UPD178024 Datasheet HTML 40Page - Renesas Technology Corp UPD178024 Datasheet HTML 41Page - Renesas Technology Corp UPD178024 Datasheet HTML 42Page - Renesas Technology Corp UPD178024 Datasheet HTML 43Page - Renesas Technology Corp UPD178024 Datasheet HTML 44Page - Renesas Technology Corp UPD178024 Datasheet HTML 45Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 58 page
background image
39
µPD178023, 178024
Data Sheet U14126EJ2V0DS00
(2) Serial interface (TA = –40 to +85
°C, VDD = 3.5 to 5.5 V)
(a) Serial interface (IIC0)
I2C bus mode
Parameter
Symbol
Standard Mode
High-speed Mode
Unit
MIN.
MAX.
MIN.
MAX.
SCL0 clock frequency
fCLK
0
100
0
400
kHz
Bus free time (between stop and start
tBUF
4.7
–
1.3
–
µs
conditions)
Hold timeNote 1
tHD : STA
4.0
–
0.6
–
µs
SCL0 clock low-level width
tLOW
4.7
–
1.3
–
µs
SCL0 clock high-level width
tHIGH
4.0
–
0.6
–
µs
Start/restart condition setup time
tSU : STA
4.7
–
0.6
–
µs
Data hold
CBUS compatible master
tHD : DAT
5.0
–
–
–
µs
time
I2C bus
0Note 2
–0Note 2
0.9Note 3
µs
Data setup time
tSU : DAT
250
–
100Note 4
–ns
SDA0 and SCL0 signal rise time
tR
–
1000
20+0.1CbNote 5
300
ns
SDA0 and SCL0 signal fall time
tF
–
300
20+0.1CbNote 5
300
ns
Stop condition setup time
tSU : STO
4.0
–
0.6
–
µs
Pulse width of spike restrained by input filter
tSP
–
–
0
50
ns
Each bus line capacitative load
Cb
–
400
–
400
pF
Notes 1. The first clock pulse is generated at the start condition after this period.
2. The device needs to internally supply a hold time of at least 300 ns for the SDA0 signal to fill the
undefined area at the falling edge of the SCL0 (VIHmin. of the SCL0 signal).
3. Unless the device extends the low hold time (tLOW) of the SCL0 signal, it is necessary to fill only the
maximum data hold time (tHD : DAT).
4. The high-speed mode I2C bus can be used in the standard mode I2C bus system. In this case, satisfy
the following conditions:
• When the device does not extend the low hold time of the SCL0 signal
tSU : DAT
≥ 250 ns
• When the device extends the low hold time of the SCL0 signal
Send the next data bit to the SDA line before releasing the SCL0 line (tRmax. + tSU:DAT = 1000 + 250
= 1250 ns : in the standard mode I2C bus specification)
5. Cb: Total capacitance of one bus line (unit: pF)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com