Electronic Components Datasheet Search
  English  ▼

X  

IMX8ULPCEC Datasheet(PDF) 60 Page - NXP Semiconductors

Part # IMX8ULPCEC
Description  i.MX 8ULP Applications Processor-Commercial Products
PDF  105 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX8ULPCEC Datasheet(HTML) 60 Page - NXP Semiconductors

Back Button IMX8ULPCEC Datasheet HTML 56Page - NXP Semiconductors IMX8ULPCEC Datasheet HTML 57Page - NXP Semiconductors IMX8ULPCEC Datasheet HTML 58Page - NXP Semiconductors IMX8ULPCEC Datasheet HTML 59Page - NXP Semiconductors IMX8ULPCEC Datasheet HTML 60Page - NXP Semiconductors IMX8ULPCEC Datasheet HTML 61Page - NXP Semiconductors IMX8ULPCEC Datasheet HTML 62Page - NXP Semiconductors IMX8ULPCEC Datasheet HTML 63Page - NXP Semiconductors IMX8ULPCEC Datasheet HTML 64Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 105 page
background image
5.4.4.1 Ethernet Controller (ENET) AC electrical specifications
The following timing specifications are defined at the chip I/O pin and must be translated appropriately to arrive at timing
specifications/constraints for the physical interface.
5.4.4.1.1 ENET MII mode timing
5.4.4.1.1.1 MII receive signal timing (ENET_RX_DATA3,2,1,0, ENET_RX_EN, ENET_RX_ER, and
ENET_RX_CLK)
The receiver functions correctly up to an ENET_RX_CLK maximum frequency of 25 MHz + 1%. There is no minimum
frequency requirement. Additionally, the processor clock frequency must exceed twice the ENET_RX_CLK frequency.
The following table describes MII receive signal timings and the figure below depicts the timing parameters (M1–M4).
Table 38. MII receive signal timing
ID
Characteristic
Min.
Max.
Unit
M1
ENET_RX_DATA3,2,1,0,
ENET_RX_EN, ENET_RX_ER to
ENET_RX_CLK setup
5
-
ns
M2
ENET_RX_CLK to
ENET_RX_DATA3,2,1,0,
ENET_RX_EN, ENET_RX_ER hold
5
-
ns
M3
ENET_RX_CLK pulse width high
35%
65%
ENET_RX_CLK period
M4
ENET_RX_CLK pulse width low
35%
65%
ENET_RX_CLK period
ENET_RX_CLK (input)
ENET_RX_DATA3,2,1,0
M3
M4
M1
M2
ENET_RX_ER
ENET_RX_EN
(inputs)
Figure 17. MII receive signal timing diagram
5.4.4.1.1.2 MII transmit signal timing (ENET_TX_DATA3,2,1,0, ENET_TX_EN, ENET_TX_ER, and
ENET_TX_CLK)
The transmitter functions correctly up to an ENET_TX_CLK maximum frequency of 25 MHz + 1%. There is no minimum
frequency requirement. Additionally, the processor clock frequency must exceed twice the ENET_TX_CLK frequency.
The table below describes the timing parameters (M5–M8).
NXP Semiconductors
Specifications—application domain
i.MX 8ULP Applications Processor—Commercial Products, Rev. 1, 09/2023
Data Sheet: Technical Data
60 / 105



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com