Electronic Components Datasheet Search
  English  ▼

X  

COM20019I-HT Datasheet(PDF) 28 Page - SMSC Corporation

Part # COM20019I-HT
Description  Low Cost ARCNET (ANSI 878.1) Controller with 2K x 8 On-Board RAM
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

COM20019I-HT Datasheet(HTML) 28 Page - SMSC Corporation

Back Button COM20019I-HT Datasheet HTML 24Page - SMSC Corporation COM20019I-HT Datasheet HTML 25Page - SMSC Corporation COM20019I-HT Datasheet HTML 26Page - SMSC Corporation COM20019I-HT Datasheet HTML 27Page - SMSC Corporation COM20019I-HT Datasheet HTML 28Page - SMSC Corporation COM20019I-HT Datasheet HTML 29Page - SMSC Corporation COM20019I-HT Datasheet HTML 30Page - SMSC Corporation COM20019I-HT Datasheet HTML 31Page - SMSC Corporation COM20019I-HT Datasheet HTML 32Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 65 page
background image
Low Cost ARCNET (ANSI 878.1) Controller with 2K x 8 On-Board RAM
Rev. 03-07-06
Page 28
SMSC COM20019I
DATASHEET
BIT
BIT NAME
SYMBOL
DESCRIPTION
2
Reconfiguration
RECON
This bit, if high, indicates that the Line Idle Timer has timed out
because the RXIN pin was idle for 656 S. The RECON bit is
cleared during a "Clear Flags" command. This bit, when set, will
cause an interrupt if the corresponding bit in the IMR is also set.
The interrupt service routine should consist of examining the
MYRECON bit of the Diagnostic Status Register to determine
whether there are consecutive reconfigurations caused by this
node.
1
Transmitter
Message
Acknowledged
TMA
This bit, if high, indicates that the packet transmitted as a result of
an "Enable Transmit from Page fnn" command has been
acknowledged. This bit should only be considered valid after the
TA bit (bit 0) is set. Broadcast messages are never
acknowledged. The TMA bit is cleared by issuing the "Enable
Transmit from Page fnn" command.
0
Transmitter
Available
TA
This bit, if high, indicates that the transmitter is available for
transmitting. This bit is set when the last byte of scheduled
packet has been transmitted out, or upon execution of a "Disable
Transmitter" command. The TA bit is cleared by issuing the
"Enable Transmit from Page fnn" command after the node next
receives the token. This bit, when set, will cause an interrupt if
the corresponding bit in the IMR is also set.
Table 6.4 - Diagnostic Status Register
BIT
BIT NAME
SYMBOL
DESCRIPTION
7
My
Reconfiguration
MY-
RECON
This bit, if high, indicates that a past reconfiguration was caused
by this node. It is set when the Lost Token Timer times out, and
should be typically read following an interrupt caused by RECON.
Refer to the Improved Diagnostics section for further detail.
6
Duplicate ID
DUPID
This bit, if high, indicates that the value in the Node ID Register
matches both Destination ID characters of the token and a
response to this token has occurred. Trailing zero's are also
verified. A logic "1" on this bit indicates a duplicate Node ID, thus
the user should write a new value into the Node ID Register. This
bit is only useful for duplicate ID detection when the device is off
line, that is, when the transmitter is disabled. When the device is
on line this bit will be set every time the device gets the token.
This bit is reset automatically upon reading the Diagnostic Status
Register. Refer to the Improved Diagnostics section for further
detail.
5
Receive
Activity
RCVACT
This bit, if high, indicates that data activity (logic "1") was
detected on the RXIN pin of the device. Refer to the Improved
Diagnostics section for further detail.
4
Token Seen
TOKEN
This bit, if high, indicates that a token has been seen on the
network, sent by a node other than this one. Refer to the
Improved Diagnostic section for further detail.
3
Excessive NAK
EXCNAK
This bit, if high, indicates that either 128 or 4 Negative
Acknowledgements have occurred in response to the Free Buffer
Enquiry. This bit is cleared upon the "POR Clear Flags"
command. Reading the Diagnostic Status Register does not
clear this bit. This bit, when set, will cause an interrupt if the
corresponding bit in the IMR is also set. Refer to the Improved
Diagnostics section for further detail.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com