Electronic Components Datasheet Search
  English  ▼

X  

56F8366 Datasheet(PDF) 25 Page - Freescale Semiconductor, Inc

Part # 56F8366
Description  16-bit Digital Signal Controllers
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

56F8366 Datasheet(HTML) 25 Page - Freescale Semiconductor, Inc

Back Button 56F8366 Datasheet HTML 21Page - Freescale Semiconductor, Inc 56F8366 Datasheet HTML 22Page - Freescale Semiconductor, Inc 56F8366 Datasheet HTML 23Page - Freescale Semiconductor, Inc 56F8366 Datasheet HTML 24Page - Freescale Semiconductor, Inc 56F8366 Datasheet HTML 25Page - Freescale Semiconductor, Inc 56F8366 Datasheet HTML 26Page - Freescale Semiconductor, Inc 56F8366 Datasheet HTML 27Page - Freescale Semiconductor, Inc 56F8366 Datasheet HTML 28Page - Freescale Semiconductor, Inc 56F8366 Datasheet HTML 29Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 184 page
background image
Signal Pins
56F8366 Technical Data, Rev. 6
Freescale Semiconductor
25
Preliminary
DS
(CS1)
(GPIOD9)
47
Output
Input/
Output
In reset,
output is
disabled,
pull-up is
enabled
Data Memory Select — This signal is actually CS1 in the EMI,
which is programmed at reset for compatibility with the 56F80x DS
signal. DS is asserted low for external data memory access.
Depending upon the state of the DRV bit in the EMI bus control
register (BCR), DS is tri-stated when the external bus is inactive.
CS1 resets to provide the DS function as defined on the 56F80x
devices.
Port D GPIO — This GPIO pin can be individually programmed as
an input or output pin.
To deactivate the Internal pull-up resistor, clear bit 9 in the
GPIOD_PUR register.
GPIOD0
(CS2)
(CAN2_TX)
48
Input/
Output
Output
Open
Drain
Output
Input,
pull-up
enabled
Port D GPIO — This GPIO pin can be individually programmed as
an input or output pin.
Chip Select — CS2 may be programmed within the EMI module to
act as a chip select for specific areas of the external memory map.
Depending upon the state of the DRV bit in the EMI Bus Control
Register (BCR), CS2 is tri-stated when the external bus is inactive.
Most designs will want to change the DRV state to DRV = 1 instead of
using the default setting.
FlexCAN2 Transmit Data — CAN output.
At reset, this pin is configured as GPIO. This configuration can be
changed by setting bit 0 in the GPIO_D_PER register. Then
change bit 4 in the SIM_GPS register to select the desired
peripheral function.
To deactivate the internal pull-up resistor, clear bit 0 in the
GPIOD_PUR register.
Table 2-2 Signal and Package Information for the 144-Pin LQFP
Signal Name
Pin No.
Type
State
During
Reset
Signal Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com