Electronic Components Datasheet Search
  English  ▼

X  

SAA7740 Datasheet(PDF) 17 Page - NXP Semiconductors

Part # SAA7740
Description  Digital Audio Processing IC DAPIC
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SAA7740 Datasheet(HTML) 17 Page - NXP Semiconductors

Back Button SAA7740 Datasheet HTML 13Page - NXP Semiconductors SAA7740 Datasheet HTML 14Page - NXP Semiconductors SAA7740 Datasheet HTML 15Page - NXP Semiconductors SAA7740 Datasheet HTML 16Page - NXP Semiconductors SAA7740 Datasheet HTML 17Page - NXP Semiconductors SAA7740 Datasheet HTML 18Page - NXP Semiconductors SAA7740 Datasheet HTML 19Page - NXP Semiconductors SAA7740 Datasheet HTML 20Page - NXP Semiconductors SAA7740 Datasheet HTML 21Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 28 page
background image
1997 May 30
17
Philips Semiconductors
Product specification
Digital Audio Processing IC (DAPIC)
SAA7740H
AC CHARACTERISTICS
VDDX =5V; Tamb = +25 °C; unless otherwise specified.
TIMING CHARACTERISTICS
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
fxtal
crystal input frequency
≥384fas
12.288
16.9344
23.0
MHz
α
f
spurious frequency
attenuation
20
−−
dB
I59
crystal current output
(pin 59)
slave mode only
−−
1mA
g
transconductance at
maximum current
−
0.4
−
mS
Vxtal
voltage across crystal
−
500
−
mV
CL
load capacitance
−−
15
pF
1
⁄2Tclk
half clock period of
external clock
21
−−
ns
SYMBOL
PARAMETER
MIN.
MAX.
UNIT
tHC
pulse width HIGH, DIBCK and DOBCK
110
−
ns
tLC
pulse width LOW, DIBCK and DOBCK
110
−
ns
tr
DIBCK and DOBCK rise time
−
20
ns
tf
DIBCK and DOBCK fall time
−
20
ns
th1
DIWS and DOWS hold time
10
−
ns
tsu1
DIWS and DOWS set-up time
20
−
ns
th2
DI1D and DI2D hold time
10
−
ns
tsu2
DI1D and DI2D set-up time
20
−
ns
tacc
DO1D and DO2D access time
−
25 + 0.5CL
(CL in pF)
ns
DRAM timing
1
⁄2Tclk
half clock period
21
−
ns
tp;RAS
RAS precharge time
4
× 1⁄2Tclk − 12
−
ns
tW;RAS
RAS pulse width
16
× 1⁄2Tclk − 12 −
ns
tsu;RA
row address set-up time
1
⁄2Tclk − 8
−
ns
th;RA
row address hold time
1
⁄2Tclk − 12
−
ns
tdRAS;CAS
RAS to CAS delay time
2
× 1⁄2Tclk − 11
2
× 1⁄2Tclk + 14
ns
th;CAS
CAS hold time
4
× 1⁄2Tclk − 12
−
ns
th;RAS
RAS hold time
2
× 1⁄2Tclk − 12
−
ns
tRAS;CA
RAS to column address
−
1
⁄2Tclk +8
ns
thCA;RAS
column address hold time from RAS
5
× 1⁄2Tclk − 11
−
ns
thCA;RASp
column address hold time from RAS precharge
1
⁄2Tclk − 12
−
ns
tlCA;RAS
column address to RAS lead time
3
× 1⁄2Tclk − 8
−
ns
tpCAS;RAS
CAS to RAS precharge time
4
× 1⁄2Tclk − 14
−
ns
tsu;CA
column address set-up time
1
⁄2Tclk − 8
−
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com