Electronic Components Datasheet Search
  English  ▼

X  

AD3552R Datasheet(PDF) 41 Page - Analog Devices

Part # AD3552R
Description  Dual Channel, 12-/16-Bit, 16 MUPS, Multispan, Multi-IO SPI DAC
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD3552R Datasheet(HTML) 41 Page - Analog Devices

Back Button AD3552R Datasheet HTML 37Page - Analog Devices AD3552R Datasheet HTML 38Page - Analog Devices AD3552R Datasheet HTML 39Page - Analog Devices AD3552R Datasheet HTML 40Page - Analog Devices AD3552R Datasheet HTML 41Page - Analog Devices AD3552R Datasheet HTML 42Page - Analog Devices AD3552R Datasheet HTML 43Page - Analog Devices AD3552R Datasheet HTML 44Page - Analog Devices AD3552R Datasheet HTML 45Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 66 page
background image
Data Sheet
AD3542R
THEORY OF OPERATION
analog.com
Rev. C | 41 of 66
after clearing all the error sources, it means that there has been
an error during the initialization of the device and it must be power
cycled.
The ALERT pin requires a pull-up resistor that can be provided
externally or internally. The chip incorporates an internal 2.5 kΩ
pull-up resistor that can be enabled by setting the ALERT_ENA-
BLE_PULLUP bit in the INTERFACE_CONFIG_D register.
The ALERT pin is deasserted when all the errors are cleared in
their corresponding registers.
DEVICE ID
The AD3542R includes numerous registers providing silicon related
information. The following registers can be used to identify that the
correct chip type and version are assembled:
►
CHIP_TYPE
►
PRODUCT_ID_L
►
PRODUCT_ID_H
►
CHIP_GRADE
►
SPI_REVISION
►
VENDOR_L
►
VENDOR_H
SUMMARY OF INTERFACE ACCESS MODES
Finding the correct SPI mode can be difficult given the number of
modes and the restrictions on specific registers or memory regions.
To facilitate the implementation of the driver in the CPU, a decision
tree is presented in Figure 98. Figure 98 depicts how the driver
must proceed depending on the configuration of the interface and
the registers being accessed.
Figure 98. Register Access Modes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com