Electronic Components Datasheet Search
  English  ▼

X  

35FS6500 Datasheet(PDF) 96 Page - NXP Semiconductors

Part # 35FS6500
Description  Grade 0 safety power system basis chip with CAN FD transceiver
PDF  139 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

35FS6500 Datasheet(HTML) 96 Page - NXP Semiconductors

Back Button 35FS6500 Datasheet HTML 92Page - NXP Semiconductors 35FS6500 Datasheet HTML 93Page - NXP Semiconductors 35FS6500 Datasheet HTML 94Page - NXP Semiconductors 35FS6500 Datasheet HTML 95Page - NXP Semiconductors 35FS6500 Datasheet HTML 96Page - NXP Semiconductors 35FS6500 Datasheet HTML 97Page - NXP Semiconductors 35FS6500 Datasheet HTML 98Page - NXP Semiconductors 35FS6500 Datasheet HTML 99Page - NXP Semiconductors 35FS6500 Datasheet HTML 100Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 139 page
background image
NXP Semiconductors
35FS4500-35FS6500-ASILB
Grade 0 safety power system basis chip with CAN FD transceiver
Description
Request for an INT pulse
0
No Request
1
Request for an INT pulse
INT_REQ
Reset condition Power on reset
Description
Report if INIT mode of the main logic state machine is entered
0
Not in INIT mode
1
INIT mode
INIT
Reset condition Power on reset
Description
Report if normal mode of the main logic state machine is entered
0
Not in normal mode
1
Normal mode
NORMAL
Reset condition Power on reset
Description
Report if the device resumes from deep fail-safe mode
0
Not in deep fail-safe
1
Resume from deep fail-safe
DFS
Reset condition Power on reset/read
Description
Report if the device resumes from LPOFF-sleep or LPOFF_AUTO_WU mode
0
Not in LPOFF
1
Resume from LPOFF
LPOFF
Reset condition Power on reset/read
Description
Secured bits based on write bits
Secure 3:0
Secured_3 = NOT(bit5)
Secured_2 = NOT(bit4)
Secured_1 = bit7
Secured_0 = bit6
Table 58. Mode description and configuration of the bits (default value in bold)...continued
13.3.20 REG_MODE
Write
bit15
bit14
bit13
bit12
bit11
bit10
bit9
bit8
bit7
bit6
bit5
bit4
bit3
bit2
bit1
bit0
MOSI
1
0
1
0
1
1
0
P
VCORE_
EN
VCCA_EN VAUX_EN
VCAN_EN Secure_3
Secure_2
Secure_1
Secure_0
 
MISO
SPI_G
WU_G
CAN_G
Reserved
IO_G
VPRE
_G
VCORE
_G
VOTHERS_
G
Reserved
Reserved
Reserved
Reserved
VCORE_
EN
VCCA_EN VAUX_EN
VCAN_EN
Table 59. REG_MODE register description
Read
bit15
bit14
bit13
bit12
bit11
bit10
bit9
bit8
bit7
bit6
bit5
bit4
bit3
bit2
bit1
bit0
MOSI
0
0
1
0
1
1
0
0
0
0
0
0
0
0
0
0
 
MISO
SPI_G
WU_G
CAN_G
Reserved
IO_G
VPRE
_G
VCORE
_G
VOTHERS_
G
Reserved
Reserved
Reserved
Reserved
VCORE_
EN
VCCA_EN VAUX_EN
VCAN_EN
35FS4500-35FS6500-ASILB
All information provided in this document is subject to legal disclaimers.
© 2024 NXP B.V. All rights reserved.
Product data sheet
Rev. 3 — 5 August 2024
Document feedback
96 / 139



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com