AM3359 datasheet(161/256 Pages) TI1

161 / 256 page

161

AM3359, AM3358, AM3357, AM3356, AM3354, AM3352, AM3351

www.ti.com

SPRS717L – OCTOBER 2011 – REVISED MARCH 2020

Submit Documentation Feedback

Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352 AM3351

Peripheral Information and Timings

7.7.2.2.2.2 Compatible JEDEC DDR2 Devices

Table 7-46 shows the parameters of the JEDEC DDR2 devices that are compatible with this interface.

Generally, the DDR2 interface is compatible with x16 or x8 DDR2-533 speed grade DDR2 devices.

Table 7-46. Compatible JEDEC DDR2 Devices (Per Interface)(1)

NO.

PARAMETER

MIN

MAX

UNIT

JEDEC DDR2 device speed grade(2)

DDR2-533

JEDEC DDR2 device bit width

x16

bits

JEDEC DDR2 device count

devices

JEDEC DDR2 device terminal count(3)

terminals

(1) If the DDR2 interface is operated with a clock frequency less than 266 MHz, lower-speed grade DDR2 devices may be used if the

minimum clock period specified for the DDR2 device is less than or equal to the minimum clock period selected for the AM335x DDR2

interface.

(2) Higher DDR2 speed grades are supported due to inherent JEDEC DDR2 backward compatibility.

(3) 92-terminal devices are also supported for legacy reasons. New designs will migrate to 84-terminal DDR2 devices. Electrically, the 92-

and 84-terminal DDR2 devices are the same.

7.7.2.2.2.3 PCB Stackup

The minimum stackup required for routing the AM335x device is a 4-layer stackup as shown in Table 7-

47. Additional layers may be added to the PCB stackup to accommodate other circuitry, enhance signal

integrity and electromagnetic interference performance, or to reduce the size of the PCB footprint.

Table 7-47. Minimum PCB Stackup(1)

LAYER

TYPE

DESCRIPTION

Signal

Top signal routing

Plane

Ground

Plane

Split power plane

Signal

Bottom signal routing

(1) All signals that have critical signal integrity requirements should be routed first on layer 1. It may not be possible to route all of these

signals on layer 1, therefore requiring routing of some signals on layer 4. When this is done, the signal routes on layer 4 must not cross

splits in the power plane.

AM3359 Datasheet(PDF) 161 Page - Texas Instruments

AM3359 Datasheet(HTML) 161 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL